SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE FABRICATION PROCESS
YAMANAKA, DOSHIAKI, MINATO, OSAMU, SUZIKI, NORIO, KAKA, DOORU, GOIKE, AZUYOSHI, SHAKAI, YOSHIO, HASHIMOTO, DAKASHI, HONJO, SHIGERU, MOTOYOSHI, MAGOTO, HASHIMOTO, NAOTAKA, UJIBORI, KIYOFUMI, MEGURO, SHATOSHI
Year of Publication 05.07.1996
Get full text
Year of Publication 05.07.1996
Patent
A 9-ns 1-Mbit CMOS SRAM
Sasaki, K., Ishibashi, K., Yamanaka, T., Hashimoto, N., Nishida, T., Shimohigashi, K., Hanamura, S., Honjo, S.
Published in IEEE journal of solid-state circuits (01.10.1989)
Published in IEEE journal of solid-state circuits (01.10.1989)
Get full text
Journal Article
A 23-ns 4-Mb CMOS SRAM with 0.2- mu A standby current
Sasaki, K., Ishibashi, K., Shimohigashi, K., Yamanaka, T., Moriwake, N., Honjo, S., Ikeda, S., Koike, A., Meguro, S., Minato, O.
Published in IEEE journal of solid-state circuits (01.10.1990)
Published in IEEE journal of solid-state circuits (01.10.1990)
Get full text
Journal Article
DETECTION METHOD OF CHEMICAL
FUKANO MASUMI, ITOI TERUO, IURA KAZUMITSU, HONJO SHIGERU, TAKADA YASUAKI, SETO YASUO, NAGANO HISASHI
Year of Publication 05.03.2009
Get full text
Year of Publication 05.03.2009
Patent