Search Results - "HONG, BYOUNG HAK" :: K.UTB vyhledávací portál | TBU Library Retrieval Portal

Extracting Mobility Degradation and Total Series Resistance of Cylindrical Gate-All-Around Silicon Nanowire Field-Effect Transistors

Extracting Mobility Degradation and Total Series Resistance of Cylindrical Gate-All-Around Silicon Nanowire Field-Effect Transistors

by Choi, Luryi, Hong, Byoung Hak, Jung, Young Chai, Cho, Keun Hwi, Yeo, Kyoung Hwan, Kim, Dong-Won, Jin, Gyo Young, Oh, Kyung Seok, Lee, Won-Seong, Song, Sang-Hun, Rieh, Jae Sung, Whang, Dong Mok, Hwang, Sung Woo
Published in IEEE electron device letters (01.06.2009)

Get full text

Journal Article

Integrated circuit devices including stacked gate structures with different dimensions

Integrated circuit devices including stacked gate structures with different dimensions

by SONG SEUNG HYUN, HONG BYOUNG HAK
Year of Publication 26.10.2022

Get full text

Patent

HYBRID MULTI-STACK SEMICONDUCTOR DEVICE INCLUDING SELF-ALIGNED CHANNEL STRUCTURE AND METHOD OF MANUFACTURING THE SAME

HYBRID MULTI-STACK SEMICONDUCTOR DEVICE INCLUDING SELF-ALIGNED CHANNEL STRUCTURE AND METHOD OF MANUFACTURING THE SAME

by SONG SEUNG HYUN, HONG BYOUNG HAK
Year of Publication 25.05.2022

Get full text

Patent

3 3D-STACKED SEMICONDUCTOR DEVICE INCLUDING SOURCE/DRAIN INNER SPACERS FORMED USING CHANNEL ISOLATION STRUCTURE INCLUDING THIN SILICON LAYER

3 3D-STACKED SEMICONDUCTOR DEVICE INCLUDING SOURCE/DRAIN INNER SPACERS FORMED USING CHANNEL ISOLATION STRUCTURE INCLUDING THIN SILICON LAYER

by HWANG INCHAN, BAEK JAEJIK, HONG BYOUNG HAK, SEO KANG ILL
Year of Publication 02.11.2023

Get full text

Patent

CMOS STEP-STACKED NANOWIRE CMOS STRUCTURE FOR LOW POWER LOGIC DEVICE AND METHOD OF MANUFACTURING THE SAME

CMOS STEP-STACKED NANOWIRE CMOS STRUCTURE FOR LOW POWER LOGIC DEVICE AND METHOD OF MANUFACTURING THE SAME

by YUN SEUNG CHAN, HONG BYOUNG HAK, SEO KANG ILL
Year of Publication 20.10.2023

Get full text

Patent

INTEGRATED CIRCUIT DEVICES INCLUDING A VERTICAL FIELD-EFFECT TRANSISTOR AND METHODS OF FORMING THE SAME

INTEGRATED CIRCUIT DEVICES INCLUDING A VERTICAL FIELD-EFFECT TRANSISTOR AND METHODS OF FORMING THE SAME

by SONG SEUNG HYUN, HONG BYOUNG HAK
Year of Publication 15.02.2022

Get full text

Patent

PN VERTICAL PN CONNECTION IN MULTI-STACK SEMICONDUCTOR

PN VERTICAL PN CONNECTION IN MULTI-STACK SEMICONDUCTOR

by PARK SOOYOUNG, KWON WOOKHYUN, HONG BYOUNG HAK, SEO KANG ILL
Year of Publication 18.10.2023

Get full text

Patent

INTEGRATED CIRCUIT DEVICES INCLUDING A PARAMETER MEASURING STRUCTURE AND METHODS OF FORMING THE SAME

INTEGRATED CIRCUIT DEVICES INCLUDING A PARAMETER MEASURING STRUCTURE AND METHODS OF FORMING THE SAME

by PARK HYOEUN, HONG BYOUNG HAK, KWON WOOKHYUN, SEO KANG ILL
Year of Publication 17.10.2023

Get full text

Patent

BSPDN PN PN JUNCTION DEVICE STRUCTURE IN SEMICONDUCTOR DEVICE WITH BACK SIDE POWER DELIVERY NETWORKBSPDN STRUCTURE

BSPDN PN PN JUNCTION DEVICE STRUCTURE IN SEMICONDUCTOR DEVICE WITH BACK SIDE POWER DELIVERY NETWORKBSPDN STRUCTURE

by PARK SOOYOUNG, HONG BYOUNG HAK, SEO KANG ILL
Year of Publication 05.09.2023

Get full text

Patent

3 3D-STACKED SEMICONDUCTOR DEVICE WITH IMPROVED ALIGNMENT USING CARRIER WAFER PATTERNING

3 3D-STACKED SEMICONDUCTOR DEVICE WITH IMPROVED ALIGNMENT USING CARRIER WAFER PATTERNING

by MARTINEAU JASON, HAM BUHYUN, HONG BYOUNG HAK, SEO KANG ILL
Year of Publication 05.09.2023

Get full text

Patent

3D 3D stacked chip that shares power rails

3D 3D stacked chip that shares power rails

by MARTINEAU JASON, HONG BYOUNG HAK, SEO KANG ILL
Year of Publication 18.08.2023

Get full text

Patent

Semiconductor device having hybrid channel structure

Semiconductor device having hybrid channel structure

by PARK SOO YOUNG, HONG BYOUNG HAK, SEO KANG ILL
Year of Publication 24.05.2023

Get full text

Patent

MULTI-STACK SEMICONDUCTOR DEVICE WITH ZEBRA NANOSHEET STRUCTURE

MULTI-STACK SEMICONDUCTOR DEVICE WITH ZEBRA NANOSHEET STRUCTURE

by YUN SEUNG CHAN, HONG BYOUNG HAK, SEO KANG ILL
Year of Publication 04.04.2023

Get full text

Patent

Diode structures of stacked devices and methods of forming the same

Diode structures of stacked devices and methods of forming the same

by YUN SEUNG CHAN, HONG BYOUNG HAK, SEO KANG ILL
Year of Publication 29.03.2023

Get full text

Patent

MULTI-STACK SEMICONDUCTOR DEVICE INCLUDING DIFFUSION BREAK STRUCTURE

MULTI-STACK SEMICONDUCTOR DEVICE INCLUDING DIFFUSION BREAK STRUCTURE

by SONG SEUNG HYUN, HONG BYOUNG HAK, SEO KANG ILL
Year of Publication 27.09.2022

Get full text

Patent

SEMICONDUCTOR DEVICE INCLUDING SELF-ALIGNED GATE STRUCTURE AND METHOD OF MANUFACTURING THE SAME

SEMICONDUCTOR DEVICE INCLUDING SELF-ALIGNED GATE STRUCTURE AND METHOD OF MANUFACTURING THE SAME

by JUN HWI CHAN, SONG SEUNG HYUN, HONG BYOUNG HAK
Year of Publication 24.05.2022

Get full text

Patent

Co-existence of Random Telegraph Noise and Single-Hole-Tunneling State in Gate-All-Around PMOS Silicon Nanowire Field-Effect-Transistors

Co-existence of Random Telegraph Noise and Single-Hole-Tunneling State in Gate-All-Around PMOS Silicon Nanowire Field-Effect-Transistors

by Hong, Byoung-Hak, Lee, Seong-Joo, Hwang, Sung-Woo, Cho, Keun-Hwi, Yeo, Kyoung-Hwan, Kim, Dong-Won, Jin, Gyo-Young, Park, Dong-Gun
Published in Journal of semiconductor technology and science (2011)

Get full text

Journal Article

3 NS INTERVAL CONTROL STRUCTURE IN 3D NS STACKED DEVICES AND MANUFACTURING METHOD THEREOF

3 NS INTERVAL CONTROL STRUCTURE IN 3D NS STACKED DEVICES AND MANUFACTURING METHOD THEREOF

by BAEK JAE JIK, JO GUN HO, YUN SEUNG CHAN, HONG BYOUNG HAK
Year of Publication 06.11.2023

Get full text

Patent

RMG 3D 3D-stacked semiconductor device including gate structure with RMG inner spacer protecting lower work-function metal layer

RMG 3D 3D-stacked semiconductor device including gate structure with RMG inner spacer protecting lower work-function metal layer

by BAEK JAEJIK, HONG BYOUNG HAK, JO GUNHO, YUN SEUNGCHAN
Year of Publication 02.11.2023

Get full text

Patent

3 3D-STACKED SEMICONDUCTOR DEVICE INCLUDING GATE STRUCTURE FORMED OF POLYCRYSTALLINE SILICON OR POLYCRYSTALLINE SILICON INCLUDING DOPANTS

3 3D-STACKED SEMICONDUCTOR DEVICE INCLUDING GATE STRUCTURE FORMED OF POLYCRYSTALLINE SILICON OR POLYCRYSTALLINE SILICON INCLUDING DOPANTS

by BAEK JAEJIK, HONG BYOUNG HAK, YUN SEUNGCHAN, JO GUNHO, SEO KANG ILL
Year of Publication 02.11.2023

Get full text

Patent

1
2
3
4
5
6
7
Next
[7]