ELECTRONIC DEVICE WITH JOSEPHSON JUNCTION, AND METHOD OF MANUFACTURING THE SAME
HINODE KENJI, HIDAKA MUTSUO, NAGASAWA SHUICHI, TANABE KEIICHI, SATO TETSURO
Year of Publication 21.05.2009
Get full text
Year of Publication 21.05.2009
Patent
570-ps 13-mW Josephson 1-kbit NDRO RAM
Nagasawa, S., Wada, Y., Hidaka, M., Tsuge, H., Ishida, I., Tahara, S.
Published in IEEE journal of solid-state circuits (01.10.1989)
Published in IEEE journal of solid-state circuits (01.10.1989)
Get full text
Journal Article
A magnetically coupled SQUID for the digital readout of integrated HTS circuits
Hidaka, Mutsuo, Miura, Sadahiko, Satoh, Tetsuro, Hattori, Wataru, Tsai, J S, Tahara, Shuichi
Published in Superconductor science & technology (01.04.1996)
Published in Superconductor science & technology (01.04.1996)
Get full text
Journal Article
Manufacturing method for electronic device and multiple layer circuits thereof
Hinode, Kenji, Nagasawa, Shuichi, Kitagawa, Yoshihiro, Hidaka, Mutsuo, Tanabe, Keiichi
Year of Publication 25.07.2006
Get full text
Year of Publication 25.07.2006
Patent
Manufacturing method for electronic device and multiple layer circuits thereof
HINODE KENJI, HIDAKA MUTSUO, NAGASAWA SHUICHI, TANABE KEIICHI, KITAGAWA YOSHIHIRO
Year of Publication 25.07.2006
Get full text
Year of Publication 25.07.2006
Patent
CURRENT COMPARATOR
HINODE KENJI, MARUYAMA MICHITAKA, MAEZAWA MASAAKI, KANEKO NOBUHISA, HIDAKA MUTSUO, YAMADA TAKAHIRO, URANO CHIHARU, NAGASAWA SHUICHI, SATO TETSURO, OE TAKEHIKO
Year of Publication 10.11.2011
Get full text
Year of Publication 10.11.2011
Patent
GATE BLOCK, LOGIC CIRCUIT EMPLOYING THE SAME AND DESIGN METHOD THEREOF
YOROZU SHINICHI, HIDAKA MUTSUO, TANABE KEIICHI, KAMEDA YOSHIO, HASHIMOTO YOSHIHITO
Year of Publication 15.09.2005
Get full text
Year of Publication 15.09.2005
Patent
ELECTRONIC DEVICE AND METHOD OF FORMING MULTILAYER WIRING
HINODE KENJI, HIDAKA MUTSUO, NAGASAWA SHUICHI, TANABE KEIICHI, KITAGAWA YOSHIHIRO
Year of Publication 10.02.2005
Get full text
Year of Publication 10.02.2005
Patent
Manufacturing method for electronic device and multiple layer circuits thereof
Nagasawa, Shuichi, Hinode, Kenji, Kitagawa, Yoshihiro, Hidaka, Mutsuo, Tanabe, Keiichi
Year of Publication 30.12.2004
Get full text
Year of Publication 30.12.2004
Patent
AC-and DC-powered subnanosecond 1-kbit Josephson cache memory design
Wada, Y., Hidaka, M., Nagasawa, S., Ishida, I.
Published in IEEE journal of solid-state circuits (01.08.1988)
Published in IEEE journal of solid-state circuits (01.08.1988)
Get full text
Journal Article