NANOSHEET WITH BURIED GATE CONTACT
Reznicek, Alexander, Hashemi, Pouya, Zhang, Jingyun, Lee, Choonghyun, Ando, Takashi
Year of Publication 01.07.2021
Get full text
Year of Publication 01.07.2021
Patent
Fabrication of vertical fin transistor with multiple threshold voltages
Cheng, Kangguo, Reznicek, Alexander, Hashemi, Pouya, Balakrishnan, Karthik
Year of Publication 22.06.2021
Get full text
Year of Publication 22.06.2021
Patent
Stacked resistive memory with individual switch control
Reznicek, Alexander, Hashemi, Pouya, Zhang, Jingyun, Ando, Takashi, Lee, Choonghyun
Year of Publication 15.06.2021
Get full text
Year of Publication 15.06.2021
Patent
Fabrication of vertical fin transistor with multiple threshold voltages
Cheng, Kangguo, Reznicek, Alexander, Hashemi, Pouya, Balakrishnan, Karthik
Year of Publication 25.05.2021
Get full text
Year of Publication 25.05.2021
Patent
MAGNETIC RANDOM ACCESS MEMORY (MRAM) STRUCTURE WITH SMALL BOTTOM ELECTRODE
Marchack, Nathan P, Hashemi, Pouya, Doris, Bruce B., Kothandaraman, Chandrasekharan
Year of Publication 20.05.2021
Get full text
Year of Publication 20.05.2021
Patent
Fabrication of vertical fin transistor with multiple threshold voltages
Cheng, Kangguo, Reznicek, Alexander, Hashemi, Pouya, Balakrishnan, Karthik
Year of Publication 27.04.2021
Get full text
Year of Publication 27.04.2021
Patent