Fourteen ways to fool your synchronizer
Ginosar, R.
Published in Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings (2003)
Published in Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings (2003)
Get full text
Conference Proceeding
A 1.4×FO4 self-clocked asynchronous serial link in 0.18 µm for intrachip communication
Zhang, Y., Dobkin, R., Unikovski, A., Nahmanny, D., Samuel, G., Moyal, M., Ginosar, R.
Published in Integration (Amsterdam) (01.09.2017)
Published in Integration (Amsterdam) (01.09.2017)
Get full text
Journal Article
High Rate Data Synchronization in GALS SoCs
Dobkin, R., Ginosar, R., Sotiriou, C.P.
Published in IEEE transactions on very large scale integration (VLSI) systems (01.10.2006)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.10.2006)
Get full text
Journal Article
Data synchronization issues in GALS SoCs
Dobkin, R., Ginosar, R., Sotiriou, C.P.
Published in 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings (2004)
Published in 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings (2004)
Get full text
Conference Proceeding
Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders
Dobkin, R., Peleg, M., Ginosar, R.
Published in IEEE transactions on very large scale integration (VLSI) systems (01.04.2005)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.04.2005)
Get full text
Journal Article
Relative timing [asynchronous design]
Stevens, K.S., Ginosar, R., Rotem, S.
Published in IEEE transactions on very large scale integration (VLSI) systems (01.02.2003)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.02.2003)
Get full text
Journal Article
Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors
Elyada, A., Ginosar, R., Weiser, U.
Published in IEEE transactions on very large scale integration (VLSI) systems (01.09.2008)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.09.2008)
Get full text
Journal Article
A low-power inverted ladder D/a converter
Perelman, Y., Ginosar, R.
Published in IEEE transactions on circuits and systems. II, Express briefs (01.06.2006)
Published in IEEE transactions on circuits and systems. II, Express briefs (01.06.2006)
Get full text
Journal Article
Minimal Energy Asynchronous Dynamic Adders
Obridko, I., Ginosar, R.
Published in IEEE transactions on very large scale integration (VLSI) systems (01.09.2006)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.09.2006)
Get full text
Journal Article
Adaptive Cardiac Resynchronization Therapy Device Based on Spiking Neurons Architecture and Reinforcement Learning Scheme
Rom, R., Erel, J., Glikson, M., Lieberman, R.A., Rosenblum, K., Binah, O., Ginosar, R., Hayes, D.L.
Published in IEEE transactions on neural networks (01.03.2007)
Published in IEEE transactions on neural networks (01.03.2007)
Get full text
Journal Article
An asynchronous router for multiple service levels networks on chip
Rostislav, D., Vishnyakov, V., Friedman, E., Ginosar, R.
Published in 11th IEEE International Symposium on Asynchronous Circuits and Systems (2005)
Published in 11th IEEE International Symposium on Asynchronous Circuits and Systems (2005)
Get full text
Conference Proceeding
A clock-tuning circuit for system-on-chip
Elboim, Y., Kolodny, A., Ginosar, R.
Published in IEEE transactions on very large scale integration (VLSI) systems (01.08.2003)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.08.2003)
Get full text
Journal Article
Efficient Link Capacity and QoS Design for Network-on-Chip
Guz, Z., Walter, I., Bolotin, E., Cidon, I., Ginosar, R., Kolodny, A.
Published in Proceedings of the Design Automation & Test in Europe Conference (2006)
Published in Proceedings of the Design Automation & Test in Europe Conference (2006)
Get full text
Conference Proceeding
An asynchronous instruction length decoder
Stevens, K.S., Rotem, S., Ginosar, R., Beerel, P., Myers, C.J., Yun, K.Y., Koi, R., Dike, C., Roncken, M.
Published in IEEE journal of solid-state circuits (01.02.2001)
Published in IEEE journal of solid-state circuits (01.02.2001)
Get full text
Journal Article
Sparse Matrix Multiplication On An Associative Processor
Yavits, L., Morad, A., Ginosar, R.
Published in IEEE transactions on parallel and distributed systems (01.11.2015)
Published in IEEE transactions on parallel and distributed systems (01.11.2015)
Get full text
Journal Article
Timing measurements of synchronization circuits
Semiat, Y., Ginosar, R.
Published in Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings (2003)
Published in Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings (2003)
Get full text
Conference Proceeding