Transaction-based debugging of system-on-chips with patterns
Gharehbaghi, A.M., Fujita, M.
Published in 2009 IEEE International Conference on Computer Design (01.10.2009)
Published in 2009 IEEE International Conference on Computer Design (01.10.2009)
Get full text
Conference Proceeding
Debugging from high level down to gate level
Fujita, Masahiro, Kojima, Yoshihisa, Gharehbaghi, Amir Masoud
Published in 2009 46th ACM/IEEE Design Automation Conference (26.07.2009)
Published in 2009 46th ACM/IEEE Design Automation Conference (26.07.2009)
Get full text
Conference Proceeding
Timing verification of distributed network systems at higher levels of abstraction
Hatefi-Ardakani, H., Gharehbaghi, A.M., Hessabi, S.
Published in 2008 IEEE International High Level Design Validation and Test Workshop (01.11.2008)
Published in 2008 IEEE International High Level Design Validation and Test Workshop (01.11.2008)
Get full text
Conference Proceeding
On-chip transaction level debug support for system-on-chips
Gharehbaghi, A.M., Fujita, M.
Published in 2009 International SoC Design Conference (ISOCC) (01.11.2009)
Published in 2009 International SoC Design Conference (ISOCC) (01.11.2009)
Get full text
Conference Proceeding
A performance and functional assertion-based verification methodology at transaction-level
Ardakani, H.H., Gharehbaghi, A.M., Hessabi, S.
Published in 2007 Internatonal Conference on Microelectronics (01.12.2007)
Published in 2007 Internatonal Conference on Microelectronics (01.12.2007)
Get full text
Conference Proceeding
Assertion-based debug infrastructure for SoC designs
Gharehbaghi, A.M., Babagoli, M., Hessabi, S.
Published in 2007 Internatonal Conference on Microelectronics (01.12.2007)
Published in 2007 Internatonal Conference on Microelectronics (01.12.2007)
Get full text
Conference Proceeding