Design of a Ternary Logic Processor Using CNTFET Technology
Gadgil, Sharvani, Sandesh, Goli Naga, Vudadha, Chetan
Published in Circuits, systems, and signal processing (01.09.2024)
Published in Circuits, systems, and signal processing (01.09.2024)
Get full text
Journal Article
Design of CNFET-based Low-Power Ternary Sequential Logic circuits
Gadgil, Sharvani, Vudadha, Chetan
Published in 2021 IEEE 21st International Conference on Nanotechnology (NANO) (28.07.2021)
Published in 2021 IEEE 21st International Conference on Nanotechnology (NANO) (28.07.2021)
Get full text
Conference Proceeding
Design of CNTFET-based Ternary Logic circuits using Low power Encoder
T, Siddharth, Gadgil, Sharvani, Vudadha, Chetan
Published in 2022 IEEE International Symposium on Smart Electronic Systems (iSES) (01.12.2022)
Published in 2022 IEEE International Symposium on Smart Electronic Systems (iSES) (01.12.2022)
Get full text
Conference Proceeding