METHOD AND SYSTEM FOR HIGH FREQUENCY CLOCK SIGNAL GATING
UTTER WAYNE A, CRANFORD HAYDEN C.JR, GARVIN STACY J, RAY SAMUEL T, NORMAN VERNON R
Year of Publication 06.12.2007
Get full text
Year of Publication 06.12.2007
Patent
Method and system for high frequency clock signal gating
Cranford, Jr, Hayden C, Garvin, Stacy J, Norman, Vernon R, Ray, Samuel T, Utter, Wayne A
Year of Publication 09.10.2007
Get full text
Year of Publication 09.10.2007
Patent
Method and system for high frequency clock signal gating
UTTER WAYNE A, CRANFORD HAYDEN C.JR, GARVIN STACY J, RAY SAMUEL T, NORMAN VERNON R
Year of Publication 29.03.2007
Get full text
Year of Publication 29.03.2007
Patent
Circuit and method for reducing jitter in a PLL of high speed serial links
Cranford, Jr, Hayden C, Garvin, Stacy J, Norman, Vernon R, Rasmus, Todd M
Year of Publication 09.05.2006
Get full text
Year of Publication 09.05.2006
Patent
Circuit and method for reducing jitter in a PLL of high speed serial links
RASMUS TODD M, CRANFORD, JR. HAYDEN C, GARVIN STACY J, NORMAN VERNON R
Year of Publication 09.05.2006
Get full text
Year of Publication 09.05.2006
Patent
Method and system for high frequency clock signal gating
CRANFORD, JR. HAYDEN C, UTTER WAYNE A, GARVIN STACY J, RAY SAMUEL T, NORMAN VERNON R
Year of Publication 09.10.2007
Get full text
Year of Publication 09.10.2007
Patent
Self-adaptive voltage regulator for a phase-locked loop
Cranford, Jr, Hayden C, Garvin, Stacy J, Norman, Vernon R, Rasmus, Todd M, Seidel, Peter R
Year of Publication 20.12.2005
Get full text
Year of Publication 20.12.2005
Patent