Search Results - "Fales, Jonathan R" :: K.UTB vyhledávací portál | TBU Library Retrieval Portal

Relative placement by application of layered abstractions

Relative placement by application of layered abstractions

by Fales, Jonathan R, Tygert, Joshua David
Year of Publication 31.10.2023

Get full text

Patent

Context-aware circuit design layout construct

Context-aware circuit design layout construct

by Sengupta, Rwik, Pylant, Timothy H, Fales, Jonathan R, Tygert, Joshua David
Year of Publication 09.01.2024

Get full text

Patent

Method and system for optimizing migrated implementation of a system design

Method and system for optimizing migrated implementation of a system design

by Fales, Jonathan R
Year of Publication 25.12.2012

Get full text

Patent

Method and system for optimizing migrated implementation of a system design

Method and system for optimizing migrated implementation of a system design

by FALES JONATHAN R
Year of Publication 25.12.2012

Get full text

Patent

EDA CAA with learning phase

EDA CAA with learning phase

by Fales, Jonathan R, Gennari, Frank E, Condella, Jac Paul, Russell, Jeffrey, Nelson, Jeffrey E, Lai, Ya-Chieh
Year of Publication 06.10.2020

Get full text

Patent

Test structure and method for detecting and studying crystal lattice dislocation defects in integrated circuit devices

Test structure and method for detecting and studying crystal lattice dislocation defects in integrated circuit devices

by Fales, Jonathan R, Lasky, Jerome B
Year of Publication 24.02.2009

Get full text

Patent

Test structure and method for detecting and studying crystal lattice dislocation defects in integrated circuit devices

Test structure and method for detecting and studying crystal lattice dislocation defects in integrated circuit devices

by LASKY JEROME B, FALES JONATHAN R
Year of Publication 24.02.2009

Get full text

Patent

TEST STRUCTURE AND METHOD FOR DETECTING AND STUDYING CRYSTAL LATTICE DISLOCATION DEFECTS IN INTEGRATED CIRCUIT DEVICES

TEST STRUCTURE AND METHOD FOR DETECTING AND STUDYING CRYSTAL LATTICE DISLOCATION DEFECTS IN INTEGRATED CIRCUIT DEVICES

by LASKY JEROME B, FALES JONATHAN R
Year of Publication 08.03.2007

Get full text

Patent

Efficient circuit and method to measure resistance thresholds

Efficient circuit and method to measure resistance thresholds

by Fales, Jonathan R, Gabric, John A, Karthikeyan, Muthukumarasamy, Oppold, Jeffery H
Year of Publication 03.11.2009

Get full text

Patent

Efficient circuit and method to measure resistance thresholds

Efficient circuit and method to measure resistance thresholds

by GABRIC JOHN A, KARTHIKEYAN MUTHUKUMARASAMY, OPPOLD JEFFERY H, FALES JONATHAN R
Year of Publication 03.11.2009

Get full text

Patent

EFFICIENT CIRCUIT AND METHOD TO MEASURE RESISTANCE THRESHOLDS

EFFICIENT CIRCUIT AND METHOD TO MEASURE RESISTANCE THRESHOLDS

by GABRIC JOHN A, KARTHIKEYAN MUTHUKUMARASAMY, OPPOLD JEFFERY H, FALES JONATHAN R
Year of Publication 10.04.2008

Get full text

Patent

Command multiplier for built-in-self-test

Command multiplier for built-in-self-test

by Fales, Jonathan R, Fredeman, Gregory J, Gorman, Kevin W, Jacunski, Mark D, Kirihata, Toshiaki, Norris, Alan D, Parries, Paul C, Wordeman, Matthew R
Year of Publication 20.03.2007

Get full text

Patent

Command multiplier for built-in-self-test

Command multiplier for built-in-self-test

by FREDEMAN GREGORY J, GORMAN KEVIN W, JACUNSKI MARK D, NORRIS ALAN D, PARRIES PAUL C, KIRIHATA TOSHIAKI, FALES JONATHAN R, WORDEMAN MATTHEW R
Year of Publication 20.03.2007

Get full text

Patent

A Command Multiplier for Built-In-Self-Test

A Command Multiplier for Built-In-Self-Test

by FREDEMAN GREGORY J, GORMAN KEVIN W, JACUNSKI MARK D, NORRIS ALAN D, PARRIES PAUL C, KIRIHATA TOSHIAKI, FALES JONATHAN R, WORDEMAN MATTHEW R
Year of Publication 01.09.2005

Get full text

Patent