The combined effects of deuterium anneals and deuterated barrier-nitride processing on hot-electron degradation in MOSFET's
Ference, T.G., Burnham, J.S., Clark, W.F., Hook, T.B., Mittl, S.W., Watson, K.M., Liang-Kai Kevin Han
Published in IEEE transactions on electron devices (01.04.1999)
Published in IEEE transactions on electron devices (01.04.1999)
Get full text
Journal Article
RESERVOIR AND INGRESS PATH FOR DEUTERIUM
BERNHAM JAY, STAMPER ANTHONY K, KATIEDWARD A, FERENCE THOMAS G, MITTLE STEVEN W
Year of Publication 10.09.2001
Get full text
Year of Publication 10.09.2001
Patent
METHOD FOR FORMING ELECTRONIC SUBSTRATE, CONDUCTIVE DEVICE, 3D-CIRCUIT, CHIP-SCALE PACKAGE, WAFER LEVEL PACKAGE, IC CHIP/LEAD FRAME PACKAGE, AND CHIP-ON-FLEX PACKAGE
COADIS STEVEN A, SPEIDEL JAMES L, GROVER PETER A, FERENCE THOMAS G, HOWELL WAYNE J
Year of Publication 06.07.2001
Get full text
Year of Publication 06.07.2001
Patent