LOGIC GATE CIRCUIT, LATCH, AND FLIP-FLOP
XU, JEFFREY JUNHAO, Wu, Ying, Hou, Zhaozhao, Fan, Renshi, Jing, Weiliang
Year of Publication 01.08.2024
Get full text
Year of Publication 01.08.2024
Patent
An Adaptive Routing Scheme Based on Q-learning and Real-time Traffic Monitoring for Network-on-Chip
Fan, Renshi, Du, Gaoming, Xu, Pengfei, Li, Zhenmin, Song, Yukun, Zhang, Duoli
Published in 2019 IEEE 13th International Conference on Anti-counterfeiting, Security, and Identification (ASID) (01.10.2019)
Published in 2019 IEEE 13th International Conference on Anti-counterfeiting, Security, and Identification (ASID) (01.10.2019)
Get full text
Conference Proceeding
A Low-Latency Adaptive NoC Routing Scheme Based on Traffic Monitoring
Li, Zhenmin, Du, Gaoming, Fan, Renshi, Lu, Qiyu, Zhang, Duoli, Ouyang, Yiming
Published in 2018 12th IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID) (01.11.2018)
Published in 2018 12th IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID) (01.11.2018)
Get full text
Conference Proceeding
FERROELECTRIC MEMORY AND VERTICAL TRANSISTOR
DING, Shicheng, LIN, Qi, FAN, Renshi, FANG, Yichen, BU, Sitong, LIU, Xiaozhen, ZHAO, Siyu
Year of Publication 27.07.2023
Get full text
Year of Publication 27.07.2023
Patent
MEMORY ARRAY AND PREPARATION METHOD THEREFOR, AND MEMORY AND ELECTRONIC DEVICE
DING, Shicheng, FAN, Renshi, LIN, Qi, FANG, Yichen, XU, Jeffrey Junhao, BU, Sitong
Year of Publication 02.05.2024
Get full text
Year of Publication 02.05.2024
Patent