A 256 mW 40 Mbps Full-HD H.264 High-Profile Codec Featuring a Dual-Macroblock Pipeline Architecture in 65 nm CMOS
Iwata, K., Mochizuki, S., Kimura, M., Shibayama, T., Izuhara, F., Ueda, H., Hosogi, K., Nakata, H., Ehama, M., Kengaku, T., Nakazawa, T., Watanabe, H.
Published in IEEE journal of solid-state circuits (01.04.2009)
Published in IEEE journal of solid-state circuits (01.04.2009)
Get full text
Journal Article
Conference Proceeding
A Full HD Multistandard Video Codec for Mobile Applications
Kimura, M., Iwata, K., Mochizuki, S., Ueda, H., Ehama, M., Watanabe, H.
Published in IEEE MICRO (01.11.2009)
Published in IEEE MICRO (01.11.2009)
Get full text
Journal Article
30.4 A 1Tb 3b/Cell 3D-Flash Memory in a 170+ Word-Line-Layer Technology
Higuchi, Tsutomu, Kodama, Takuyo, Kato, Koji, Fukuda, Ryo, Tokiwa, Naoya, Abe, Mitsuhiro, Takagiwa, Teruo, Shimizu, Yuki, Musha, Junji, Sakurai, Katsuaki, Sato, Jumpei, Utsumi, Tetsuaki, Yoneya, Kazuhide, Suematsu, Yasuhiro, Hashimoto, Toshifumi, Hioka, Takeshi, Yanagidaira, Kosuke, Kojima, Masatsugu, Matsuno, Junya, Shiraishi, Kei, Yamamoto, Kensuke, Hayashi, Shintaro, Hashiguchi, Tomoharu, Inuzuka, Kazuko, Sugahara, Akio, Honma, Mitsuaki, Tsunoda, Keiji, Yamamoto, Kazumasa, Sugimoto, Takahiro, Fujimura, Tomofumi, Kaneko, Mizuki, Date, Hiroki, Kobayashi, Osamu, Minamoto, Takatoshi, Tachibana, Ryoichi, Yamaguchi, Itaru, Lee, Juan, Ramachandra, Venky, Rajendra, Srinivas, Tang, Tianyu, Darne, Siddhesh, Lee, Jiwang, Li, Jason, Miwa, Toru, Yamashita, Ryuji, Sugawara, Hiroshi, Ookuma, Naoki, Kano, Masahiro, Mizukoshi, Hiroyuki, Kuniyoshi, Yuki, Watanabe, Mitsuyuki, Akiyama, Kei, Mori, Hirotoshi, Arimizu, Akira, Katano, Yoshito, Ehama, Masakazu, Maejima, Hiroshi, Hosono, Koji, Yoshihara, Masahiro
Published in 2021 IEEE International Solid- State Circuits Conference (ISSCC) (13.02.2021)
Published in 2021 IEEE International Solid- State Circuits Conference (ISSCC) (13.02.2021)
Get full text
Conference Proceeding
A 342 mW Mobile Application Processor With Full-HD Multi-Standard Video Codec and Tile-Based Address-Translation Circuits
Iwata, K., Irita, T., Mochizuki, S., Ueda, H., Ehama, M., Kimura, M., Takemura, J., Matsumoto, K., Yamamoto, E., Teranuma, T., Takakubo, K., Watanabe, H., Yoshioka, S., Hattori, T.
Published in IEEE journal of solid-state circuits (01.01.2010)
Published in IEEE journal of solid-state circuits (01.01.2010)
Get full text
Journal Article
Conference Proceeding
IMAGE DECODING METHOD AND APPARATUS
FUNABASHI, Yutaka, EHAMA, Masakazu, MOCHIZUKI, Seiji, KIMURA, Junichi
Year of Publication 30.09.2020
Get full text
Year of Publication 30.09.2020
Patent
A 342mW mobile application processor with full-HD multi-standard video codec
Iwata, K., Irita, T., Mochizuki, S., Ueda, H., Ehama, M., Kimura, M., Takemura, J., Matsumoto, K., Yamamoto, E., Teranuma, T., Takakubo, K., Watanabe, H., Yoshioka, S., Hattori, T.
Published in 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (01.02.2009)
Published in 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (01.02.2009)
Get full text
Conference Proceeding