Junctionless Multiple-Gate Transistors for Analog Applications
Doria, R. T., Pavanello, M. A., Trevisoli, R. D., de Souza, M., Chi-Woo Lee, Ferain, I., Akhavan, N. D., Ran Yan, Razavi, P., Ran Yu, Kranti, A., Colinge, J.
Published in IEEE transactions on electron devices (01.08.2011)
Published in IEEE transactions on electron devices (01.08.2011)
Get full text
Journal Article
Low-frequency noise of n-type triple gate FinFETs fabricated on standard and 45° rotated substrates
Doria, Rodrigo Trevisoli, Martino, João Antonio, Simoen, Eddy, Claeys, Cor, Pavanello, Marcelo Antonio
Published in Solid-state electronics (01.12.2013)
Published in Solid-state electronics (01.12.2013)
Get full text
Journal Article
Conference Proceeding
Cross-coupling effects in common-source current mirrors composed by UTBB transistors
José da Costa, Fernando, Trevisoli, Renan, Trevisoli Doria, Rodrigo
Published in Solid-state electronics (01.08.2022)
Published in Solid-state electronics (01.08.2022)
Get full text
Journal Article
Analytical Model for the Dynamic Behavior of Triple-Gate Junctionless Nanowire Transistors
Trevisoli, Renan, Trevisoli Doria, Rodrigo, de Souza, Michelly, Barraud, Sylvain, Vinet, Maud, Pavanello, Marcelo Antonio
Published in IEEE transactions on electron devices (01.02.2016)
Published in IEEE transactions on electron devices (01.02.2016)
Get full text
Journal Article
A New Method for Series Resistance Extraction of Nanometer MOSFETs
Trevisoli, Renan, Trevisoli Doria, Rodrigo, de Souza, Michelly, Barraud, Sylvain, Vinet, Maud, Casse, Mikael, Reimbold, Gilles, Faynot, Olivier, Ghibaudo, Gerard, Pavanello, Marcelo Antonio
Published in IEEE transactions on electron devices (01.07.2017)
Published in IEEE transactions on electron devices (01.07.2017)
Get full text
Journal Article
A physically-based threshold voltage definition, extraction and analytical model for junctionless nanowire transistors
Trevisoli, Renan Doria, Doria, Rodrigo Trevisoli, de Souza, Michelly, Pavanello, Marcelo Antonio
Published in Solid-state electronics (01.12.2013)
Published in Solid-state electronics (01.12.2013)
Get full text
Journal Article
Conference Proceeding
Threshold voltage in junctionless nanowire transistors
Trevisoli, Renan Doria, Doria, Rodrigo Trevisoli, de Souza, Michelly, Pavanello, Marcelo Antonio
Published in Semiconductor science and technology (12.10.2011)
Published in Semiconductor science and technology (12.10.2011)
Get full text
Journal Article
UTBB Thermal Coupling Analysis in Technological Node Level
Costa, Fernando José, Doria, Renan Trevisoli, Doria, Rodrigo Trevisoli
Published in Journal of Integrated Circuits and Systems (31.07.2020)
Published in Journal of Integrated Circuits and Systems (31.07.2020)
Get full text
Journal Article
Non-linearity analysis of triple gate SOI nanowires MOSFETS
Cardoso Paz, Bruna, Trevisoli Doria, Rodrigo, Casse, Mikael, Barraud, Sylvain, Reimbold, Gilles, Vinet, Maud, Faynot, Olivier, Pavanello, Marcelo Antonio
Published in 2016 31st Symposium on Microelectronics Technology and Devices (SBMicro) (01.08.2016)
Published in 2016 31st Symposium on Microelectronics Technology and Devices (SBMicro) (01.08.2016)
Get full text
Conference Proceeding
On the improvement of DC analog characteristics of FD SOI transistors by using asymmetric self-cascode configuration
de Souza, Michelly, Flandre, Denis, Doria, Rodrigo Trevisoli, Trevisoli, Renan, Pavanello, Marcelo Antonio
Published in Solid-state electronics (01.03.2016)
Published in Solid-state electronics (01.03.2016)
Get full text
Journal Article
Compact modeling of triple gate junctionless MOSFETs for accurate circuit design in a wide temperature range
Pavanello, Marcelo Antonio, Cerdeira, Antonio, Doria, Rodrigo Trevisoli, Ribeiro, Thales Augusto, Ávila-Herrera, Fernando, Estrada, Magali
Published in Solid-state electronics (01.09.2019)
Published in Solid-state electronics (01.09.2019)
Get full text
Journal Article