A Hysteresis-Based D-Flip-Flop Design in 28 nm CMOS for Improved SER Hardness at Low Performance Overhead
Narasimham, B., Chandrasekharan, K., Liu, Z., Wang, J. K., Djaja, G., Gaspard, N. J., Kauppila, J. S., Bhuva, B. L.
Published in IEEE transactions on nuclear science (01.12.2012)
Published in IEEE transactions on nuclear science (01.12.2012)
Get full text
Journal Article
High-speed pulsed-hysteresis-latch design for improved SER performance in 20 nm bulk CMOS process
Narasimham, Balaji, Chandrasekharan, Karthik, Wang, Jung K., Djaja, Gregory, Gaspard, Nelson J., Mahatme, Nihaar N., Assis, Thiago R., Bhuva, Bharat L.
Published in 2014 IEEE International Reliability Physics Symposium (01.06.2014)
Published in 2014 IEEE International Reliability Physics Symposium (01.06.2014)
Get full text
Conference Proceeding
Evaluation of logic SER for a network processor and the use of targeted hardening to improve system SER performance
Narasimham, B., Risch, S., Wang, J. K., Spillane, J., Keegan, L., Chandrasekharan, K., Djaja, G.
Published in 2013 IEEE International Reliability Physics Symposium (IRPS) (01.04.2013)
Published in 2013 IEEE International Reliability Physics Symposium (IRPS) (01.04.2013)
Get full text
Conference Proceeding
Scalable serializer
GORTI RAMAMURTHY, DJAJA GREGORY, CHEN HUA-FENG, CHANDRASEKHARAN KARTHIK, SMITH DOUGLAS
Year of Publication 22.09.2015
Get full text
Year of Publication 22.09.2015
Patent
Scalable Serializer
GORTI RAMAMURTHY, DJAJA GREGORY, CHEN HUA-FENG, CHANDRASEKHARAN KARTHIK, SMITH DOUGLAS
Year of Publication 12.12.2013
Get full text
Year of Publication 12.12.2013
Patent
Single stage and scalable serializer
GORTI RAMAMURTHY, DJAJA GREGORY, CHEN HUA-FENG, CHANDRASEKHARAN KARTHIK, SMITH DOUGLAS
Year of Publication 20.08.2013
Get full text
Year of Publication 20.08.2013
Patent
Single Stage and Scalable Serializer
GORTI RAMAMURTHY, DJAJA GREGORY, CHEN HUA-FENG, CHANDRASEKHARAN KARTHIK, SMITH DOUGLAS
Year of Publication 29.11.2012
Get full text
Year of Publication 29.11.2012
Patent
CMOS Speicher(vom Mehrtorregistertyp) mit leistungsreduziertem Spaltenmultiplexierungsschema
DJAJA, GREGORY, KNEBELSBERGER, DAVID W, SMITH, DOUGLAS D, SLAMOWITZ, MARK
Year of Publication 28.09.2006
Get full text
Year of Publication 28.09.2006
Patent
CMOS SPEICHER (VOM MEHRTOREGISTERTYP) MIT LEISTUNGSREDUZIERTEM SPALTENMULTIPLEXIERUNGSSCHEMA
DJAJA, GREGORY, KNEBELSBERGER, DAVID W, SMITH, DOUGLAS D, SLAMOWITZ, MARK
Year of Publication 15.02.2006
Get full text
Year of Publication 15.02.2006
Patent