Search Results - "Dillon, Michael N" :: K.UTB vyhledávací portál | TBU Library Retrieval Portal

Method to reduce power bus transients in synchronous integrated circuits

Method to reduce power bus transients in synchronous integrated circuits

by DILLON MICHAEL N
Year of Publication 06.05.2003

Get full text

Patent

Method to reduce power bus transients in synchronous integrated circuits

Method to reduce power bus transients in synchronous integrated circuits

by Dillon, Michael N
Year of Publication 06.05.2003

Get full text

Patent

Standard cell integrated circuit layout definition having functionally uncommitted base cells

Standard cell integrated circuit layout definition having functionally uncommitted base cells

by DILLON; MICHAEL N
Year of Publication 25.07.2000

Get full text

Patent

Method and apparatus for use of hidden decoupling capacitors in an integrated circuit design

Method and apparatus for use of hidden decoupling capacitors in an integrated circuit design

by Dillon, Michael N, Tremel, Christopher J
Year of Publication 12.06.2007

Get full text

Patent

Method and apparatus for use of hidden decoupling capacitors in an integrated circuit design

Method and apparatus for use of hidden decoupling capacitors in an integrated circuit design

by DILLON MICHAEL N, TREMEL CHRISTOPHER J
Year of Publication 12.06.2007

Get full text

Patent

Method and apparatus for use of hidden decoupling capacitors in an integrated circuit design

Method and apparatus for use of hidden decoupling capacitors in an integrated circuit design

by DILLON MICHAEL N, TREMEL CHRISTOPHER J
Year of Publication 06.04.2006

Get full text

Patent

Semiconductor integrated circuit having voltage-down circuit regulator and charge sharing

Semiconductor integrated circuit having voltage-down circuit regulator and charge sharing

by DILLON MICHAEL N, OELTJEN BRET A
Year of Publication 23.08.2005

Get full text

Patent

Semiconductor integrated circuit having voltage-down circuit regulator and charge sharing

Semiconductor integrated circuit having voltage-down circuit regulator and charge sharing

by Dillon, Michael N, Oeltjen, Bret A
Year of Publication 23.08.2005

Get full text

Patent

Chip design command processor

Chip design command processor

by KHAKZADI KHOSRO, AMUNDSON DONALD, DILLON MICHAEL N
Year of Publication 26.05.2005

Get full text

Patent

Semiconductor integrated circuit having voltage-down circuit regulator and charge sharing

Semiconductor integrated circuit having voltage-down circuit regulator and charge sharing

by DILLON MICHAEL N, OELTJEN BRET A
Year of Publication 31.03.2005

Get full text

Patent

Multiple-bit memory latch cell for integrated circuit gate array

Multiple-bit memory latch cell for integrated circuit gate array

by DILLON MICHAEL N, OELTJEN BRET A
Year of Publication 05.10.2004

Get full text

Patent

Multiple-bit memory latch cell for integrated circuit gate array

Multiple-bit memory latch cell for integrated circuit gate array

by Dillon, Michael N, Oeltjen, Bret A
Year of Publication 05.10.2004

Get full text

Patent

MULTIPLE-BIT MEMORY LATCH CELL FOR INTEGRATED CIRCUIT GATE ARRAY

MULTIPLE-BIT MEMORY LATCH CELL FOR INTEGRATED CIRCUIT GATE ARRAY

by DILLON MICHAEL N, OELTJEN BRET A
Year of Publication 02.09.2004

Get full text

Patent

Basic cell architecture for structured ASICs

Basic cell architecture for structured ASICs

by DILLON MICHAEL N, PETERSON SCOTT A, GARDNER DAVID A, DELP GARY S, MONZEL, III CARL A, RAMESH SUBRAMANIAN, VENKATRAMAN RAMNATH, ARMSTRONG ROBERT C
Year of Publication 23.04.2013

Get full text

Patent

System and method for mapping logical components to physical locations in an integrated circuit design environment

System and method for mapping logical components to physical locations in an integrated circuit design environment

by KHAKZADI KHOSRO, DILLON MICHAEL N, TREMEL CHRIS J
Year of Publication 11.09.2007

Get full text

Patent

System and method for mapping logical components to physical locations in an integrated circuit design environment

System and method for mapping logical components to physical locations in an integrated circuit design environment

by Khakzadi, Khosro, Tremel, Chris J, Dillon, Michael N
Year of Publication 11.09.2007

Get full text

Patent

Enhanced power distribution in an integrated circuit

Enhanced power distribution in an integrated circuit

by ANUMALACHETTY UDAY, DILLON MICHAEL N, VINKE DAVID, OELTJEN BRET ALAN, ANTISSERIL THOMAS MATHEWS
Year of Publication 20.07.2010

Get full text

Patent

Enhanced power distribution in an integrated circuit

Enhanced power distribution in an integrated circuit

by Vinke, David, Dillon, Michael N, Oeltjen, Bret Alan, Anumalachetty, Uday, Antisseril, Thomas Mathews
Year of Publication 20.07.2010

Get full text

Patent

Latch-based random access memory (LBRAM) with tri-state banking and contention avoidance

Latch-based random access memory (LBRAM) with tri-state banking and contention avoidance

by DILLON MICHAEL N, VINKE DAVID, OELTJEN BRET A
Year of Publication 19.06.2007

Get full text

Patent

Latch-based random access memory (LBRAM) with tri-state banking and contention avoidance

Latch-based random access memory (LBRAM) with tri-state banking and contention avoidance

by Vinke, David, Oeltjen, Bret A, Dillon, Michael N
Year of Publication 19.06.2007

Get full text

Patent