NMOS contact resistivity reduction with implants into silicides
Rao, K. V., Khaja, Fareen Adeni, Ni, Chi-Nung, Muthukrishnan, Shankar, Darlak, Andrew, Lei, Jianxin, Brand, Adam, Variam, Naushad
Published in Physica status solidi. C (01.01.2014)
Published in Physica status solidi. C (01.01.2014)
Get full text
Journal Article
METHODS TO ADJUST THRESHOLD VOLTAGE IN SEMICONDUCTOR DEVICES
WARD MICHAEL G, CHIANG SUNNY, SRINIVASAN SWAMINATHAN, TA YEN B, PORSHNEV PETER I, PEIDOUS IGOR V, DARLAK ANDREW
Year of Publication 02.10.2013
Get full text
Year of Publication 02.10.2013
Patent
Replacement metal gate extendible to 11 nm technology
Yoshida, N., Xinyu Fu, Kun Xu, Yu Lei, Haichun Yang, Shiyu Sun, Hao Chen, Darlak, A., Donohoe, R., Lazik, C., Jakkaraju, R., Noori, A., Hung, S., Peidous, I., Chorng-Ping Chang, Brand, A.
Published in 2012 Symposium on VLSI Technology (VLSIT) (01.06.2012)
Published in 2012 Symposium on VLSI Technology (VLSIT) (01.06.2012)
Get full text
Conference Proceeding
Methods to adjust threshold voltage in semiconductor devices
WARD MICHAEL G, CHIANG SUNNY, SRINIVASAN SWAMINATHAN, TA YEN B, PORSHNEV PETER I, PEIDOUS IGOR V, DARLAK ANDREW
Year of Publication 12.08.2014
Get full text
Year of Publication 12.08.2014
Patent
Plasma Etch Challenges for Porous Low k Materials for 32nm and Beyond
Labelle, Catherine, Patz, Ryan, Darlak, Andrew, Zhou, Kevin, Zhou, Yifeng, Pender, Jeremiah
Published in Meeting abstracts (Electrochemical Society) (01.05.2009)
Published in Meeting abstracts (Electrochemical Society) (01.05.2009)
Get full text
Journal Article
METHODS TO ADJUST THRESHOLD VOLTAGE IN SEMICONDUCTOR DEVICES
PEIDOUS, IGOR V, PORSHNEV, PETER I, DARLAK, ANDREW, SRINIVASAN, SWAMINATHAN, WARD, MICHAEL G, CHIANG, SUNNY
Year of Publication 03.05.2012
Get full text
Year of Publication 03.05.2012
Patent
METHODS TO ADJUST THRESHOLD VOLTAGE IN SEMICONDUCTOR DEVICES
PEIDOUS, IGOR V, PORSHNEV, PETER I, DARLAK, ANDREW, SRINIVASAN, SWAMINATHAN, WARD, MICHAEL G, CHIANG, SUNNY
Year of Publication 15.03.2012
Get full text
Year of Publication 15.03.2012
Patent
METHODS TO ADJUST THRESHOLD VOLTAGE IN SEMICONDUCTOR DEVICES
WARD MICHAEL G, CHIANG SUNNY, SRINIVASAN SWAMINATHAN, TA YEN B, PORSHNEV PETER I, PEIDOUS IGOR V, DARLAK ANDREW
Year of Publication 05.07.2012
Get full text
Year of Publication 05.07.2012
Patent
Methods to adjust threshold voltage in semiconductor devices
TA, YEN B, PEIDOUS, IGOR V, PORSHNEV, PETER I, DARLAK, ANDREW, SRINIVASAN, SWAMINATHAN, WARD, MICHAEL G, CHIANG, SUNNY
Year of Publication 11.06.2016
Get full text
Year of Publication 11.06.2016
Patent
Methods to adjust threshold voltage in semiconductor devices
WARD MICHAEL G, CHIANG SUNNY, SRINIVASAN SWAMINATHAN, TA YEN B, PORSHNEV PETER I, PEIDOUS IGOR V, DARLAK ANDREW
Year of Publication 31.07.2013
Get full text
Year of Publication 31.07.2013
Patent
Methods to adjust threshold voltage in semiconductor devices
TA, YEN B, PEIDOUS, IGOR V, PORSHNEV, PETER I, DARLAK, ANDREW, SRINIVASAN, SWAMINATHAN, WARD, MICHAEL G, CHIANG, SUNNY
Year of Publication 01.06.2012
Get full text
Year of Publication 01.06.2012
Patent