Showing
1 - 19
results of
19
for search '
"DEPPE ROSWITHA"
'
Skip to content
Portal K.UTB
Čeština
Login
TBU Catalog
e-resources
E-THESES
All Fields
Title
Author
Subject
Find
Advanced Search
Search Results - "DEPPE ROSWITHA"
Showing
1 - 19
results of
19
for search '
"DEPPE ROSWITHA"
'
, query time: 1.15s
Refine Results
Sort
Relevance
Date Descending
Date Ascending
1
Loading…
Device with a data retention mode and a data processing mode
by
KUENEMUND THOMAS
,
DEPPE ROSWITHA
,
HUBER ANTON
Year of Publication
06.08.2013
Get full text
Patent
Save to List
Saved in:
2
Loading…
DEVICE WITH A DATA RETENTION MODE AND A DATA PROCESSING MODE
by
KUENEMUND THOMAS
,
DEPPE ROSWITHA
,
HUBER ANTON
Year of Publication
24.01.2013
Get full text
Patent
Save to List
Saved in:
3
Loading…
Measurement structure in a standard cell for controlling process parameters during manufacturing of an integrated circuit
by
Ruderer, Erwin
,
Lutz, Walther
,
Deppe
,
Roswitha
Year of Publication
19.04.2011
Get full text
Patent
Save to List
Saved in:
4
Loading…
Measurement structure in a standard cell for controlling process parameters during manufacturing of an integrated circuit
by
RUDERER ERWIN
,
DEPPE ROSWITHA
,
LUTZ WALTHER
Year of Publication
19.04.2011
Get full text
Patent
Save to List
Saved in:
5
Loading…
METHOD FOR DESIGNING INTEGRATED CIRCUITS COMPRISING REPLACEMENT LOGIC GATES
by
DEPPE
,
Roswitha
,
SIEGLER, Sascha
,
GEORGAKOS, Georg
Year of Publication
28.12.2016
Get full text
Patent
Save to List
Saved in:
6
Loading…
Vorrichtung mit einem Datenerhaltungsmodus und einem Datenverarbeitungsmodus
by
Künemund, Thomas
,
Deppe
,
Roswitha
,
Huber, Anton
Year of Publication
04.08.2016
Get full text
Patent
Save to List
Saved in:
7
Loading…
Method for designing integrated circuits comprising replacement logic gates
by
DEPPE ROSWITHA
,
SIEGLER SASCHA
,
GEORGAKOS GEORG
Year of Publication
23.03.2010
Get full text
Patent
Save to List
Saved in:
8
Loading…
Method for designing integrated circuits comprising replacement logic gates
by
Siegler, Sascha
,
Deppe
,
Roswitha
,
Georgakos, Georg
Year of Publication
23.03.2010
Get full text
Patent
Save to List
Saved in:
9
Loading…
Standard cell including measuring structure
by
RUDERER ERWIN
,
DEPPE ROSWITHA
,
LUTZ WALTHER
Year of Publication
30.07.2009
Get full text
Patent
Save to List
Saved in:
10
Loading…
Method for designing integrated circuits comprising replacement logic gates
by
DEPPE ROSWITHA
,
SIEGLER SASCHA
,
GEORGAKOS GEORG
Year of Publication
28.09.2006
Get full text
Patent
Save to List
Saved in:
11
Loading…
DISPOSITIF AYANT UN MODE DE RETENTION DE DONNEES ET UN MODE DE TRAITEMENT DE DONNEES
by
KUENEMUND THOMAS
,
DEPPE ROSWITHA
,
HUBER ANTON
Year of Publication
25.01.2013
Get full text
Patent
Save to List
Saved in:
12
Loading…
Vorrichtung mit einem Datenerhaltungsmodus und einem Datenverarbeitungsmodus
by
HUBER, ANTON
,
KUENEMUND, THOMAS
,
DEPPE
,
ROSWITHA
Year of Publication
24.01.2013
Get full text
Patent
Save to List
Saved in:
13
Loading…
Device with a data retention mode and a data processing mode
by
KUENEMUND THOMAS
,
DEPPE ROSWITHA
,
HUBER ANTON
Year of Publication
23.01.2013
Get full text
Patent
Save to List
Saved in:
14
Loading…
Verfahren zum Entwurf von integrierten Schaltkreisen mit Ersatz-Logikgattern
by
SIEGLER, SASCHA
,
GEORGAKOS, GEORG
,
DEPPE
,
ROSWITHA
Year of Publication
05.03.2009
Get full text
Patent
Save to List
Saved in:
15
Loading…
Verfahren zum Entwurf von integrierten Schaltkreisen mit Ersatz-Logikgattern
by
SIEGLER, SASCHA
,
GEORGAKOS, GEORG
,
DEPPE
,
ROSWITHA
Year of Publication
18.09.2008
Get full text
Patent
Save to List
Saved in:
16
Loading…
METHOD FOR DESIGNING INTEGRATED CIRCUITS COMPRISING REPLACEMENT LOGIC GATES
by
SIEGLER, SASCHA
,
GEORGAKOS, GEORG
,
DEPPE
,
ROSWITHA
Year of Publication
31.05.2006
Get full text
Patent
Save to List
Saved in:
17
Loading…
METHOD FOR DESIGNING INTEGRATED CIRCUITS COMPRISING REPLACEMENT LOGIC GATES
by
SIEGLER, SASCHA
,
GEORGAKOS, GEORG
,
DEPPE
,
ROSWITHA
Year of Publication
21.04.2005
Get full text
Patent
Save to List
Saved in:
18
Loading…
Verfahren zum Entwurf von integrierten Schaltkreisen mit Ersatz-Logikgattern
by
SIEGLER, SASCHA
,
GEORGAKOS, GEORG
,
DEPPE
,
ROSWITHA
Year of Publication
14.04.2005
Get full text
Patent
Save to List
Saved in:
19
Loading…
METHOD FOR DESIGNING INTEGRATED CIRCUITS COMPRISING REPLACEMENT LOGIC GATES
by
SIEGLER, SASCHA
,
GEORGAKOS, GEORG
,
DEPPE
,
ROSWITHA
Year of Publication
10.03.2005
Get full text
Patent
Save to List
Saved in:
RSS Feed
Email Search
Save Search
Search History
Back
Refine Results
Page will reload when a filter is selected or excluded.
Limit to articles from scholarly journals
Limit to articles with full text available
Limit to Open Access content
Exclude newspaper articles
Include articles at other libraries
Expand results using synonyms
Format
Patent
19 results
19
Subject Area
chemistry
17 results
17
medicine
17 results
17
sciences
17 results
17
physics
12 results
12
Topic
physics
12 results
12
calculating
11 results
11
computing
11 results
11
counting
11 results
11
electric digital data processing
11 results
11
electricity
8 results
8
See more
Language
English
13 results
13
German
9 results
9
French
5 results
5
Chinese
1 results
1
Year of Publication
From:
To:
Database
esp@cenet
17 results
17
USPTO Issued Patents
2 results
2
