A 2.5-8Gb/s transceiver with 5-tap DFE and Second order CDR against 28-inch channel and 5000ppm SSC in 40nm CMOS technology
Wei-Chih Chen, Chien-Chun Tsai, Chih-Hsien Chang, Yung-Chow Peng, Fu-Lung Hsueh, Tsung-Hsin Yu, Jinn-Yeh Chien, Wen-Hung Huang, Chi-Chang Lu, Mu-Shan Lin, Chin-Ming Fu, Shu-Chun Yang, Chung-Wing Wong, Wan-Te Chen, Chin-Hua Wen, Li Yueh Wang, Chiang Pu
Published in IEEE Custom Integrated Circuits Conference 2010 (01.09.2010)
Published in IEEE Custom Integrated Circuits Conference 2010 (01.09.2010)
Get full text
Conference Proceeding
Method for manufacturing semiconductor structure with resistive elements
Hsueh, Hsiu-Wen, Chen, Yu-Hsiang, Huang, Wen-Sheh, Chen, Wan-Te, Chen, Chii-Ping
Year of Publication 16.07.2024
Get full text
Year of Publication 16.07.2024
Patent
METHOD FOR MANUFACTURING SEMICONDUCTOR STRUCTURE WITH RESISTIVE ELEMENTS
CHEN, Wan-Te, CHEN, Chii-Ping, CHEN, Yu-Hsiang, HUANG, Wen-Sheh, HSUEH, Hsiu-Wen
Year of Publication 24.08.2023
Get full text
Year of Publication 24.08.2023
Patent
Semiconductor device structure with resistive elements
Hsueh, Hsiu-Wen, Chen, Yu-Hsiang, Huang, Wen-Sheh, Chen, Wan-Te, Chen, Chii-Ping
Year of Publication 06.06.2023
Get full text
Year of Publication 06.06.2023
Patent