Multi-core processor with internal voting-based built in self test (BIST)
Alfred T Watson III, Miguel Comparan, Robert A Shearer, Jeffrey D Brown
Year of Publication 20.09.2017
Get full text
Year of Publication 20.09.2017
Patent
NO MISS CACHE STRUCTURE FOR REAL-TIME IMAGE TRANSFORMATIONS
JOHNSON, Christopher Jon, LEUNG, Gene, OZGUNER, Tolga, BRADFORD, Jeffrey Powers, MUFF, Adam James, HARADEN, Ryan Scott, COMPARAN, Miguel
Year of Publication 02.08.2018
Get full text
Year of Publication 02.08.2018
Patent
No Miss Cache Structure for Real-Time Image Transformations
Bradford, Jeffrey Powers, Johnson, Christopher Jon, Haraden, Ryan Scott, Leung, Gene, Muff, Adam James, Comparan, Miguel, Ozguner, Tolga
Year of Publication 26.07.2018
Get full text
Year of Publication 26.07.2018
Patent
Allocating cache for use as a dedicated local storage
HOOVER RUSSELL D, SHEARER ROBERT A, WATSON, III ALFRED T, COMPARAN MIGUEL
Year of Publication 28.07.2015
Get full text
Year of Publication 28.07.2015
Patent
PROCESSOR WITH HYBRID PIPELINE CAPABLE OF OPERATING IN OUT-OF-ORDER AND IN-ORDER MODES
Jacobson Hans M, Rogers Brian M, Vu Ken V, Watson Alfred T, Comparan Miguel, Shearer Robert A, Hilton Andrew D
Year of Publication 04.08.2016
Get full text
Year of Publication 04.08.2016
Patent
Allocating cache for use as a dedicated local storage
HOOVER RUSSELL D, SHEARER ROBERT A, WATSON, III ALFRED T, COMPARAN MIGUEL
Year of Publication 09.06.2015
Get full text
Year of Publication 09.06.2015
Patent