Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers
Ansari, Mohammad Saeed, Mrazek, Vojtech, Cockburn, Bruce F., Sekanina, Lukas, Vasicek, Zdenek, Han, Jie
Published in IEEE transactions on very large scale integration (VLSI) systems (01.02.2020)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.02.2020)
Get full text
Journal Article
An Improved Logarithmic Multiplier for Energy-Efficient Neural Computing
Ansari, Mohammad Saeed, Cockburn, Bruce F., Han, Jie
Published in IEEE transactions on computers (01.04.2021)
Published in IEEE transactions on computers (01.04.2021)
Get full text
Journal Article
Jointly Designed Architecture-Aware LDPC Convolutional Codes and High-Throughput Parallel Encoders/Decoders
Zhengang Chen, Brandon, Tyler L, Elliott, Duncan G, Bates, Stephen, Krzymien, Witold A, Cockburn, Bruce F
Published in IEEE transactions on circuits and systems. I, Regular papers (01.04.2010)
Published in IEEE transactions on circuits and systems. I, Regular papers (01.04.2010)
Get full text
Journal Article
A Unified Architecture for the Accurate and High-Throughput Implementation of Six Key Elementary Functions
Alimohammad, A., Fard, S.F., Cockburn, B.F.
Published in IEEE transactions on computers (01.04.2010)
Published in IEEE transactions on computers (01.04.2010)
Get full text
Journal Article
Design, evaluation and fault-tolerance analysis of stochastic FIR filters
Wang, Ran, Han, Jie, Cockburn, Bruce F., Elliott, Duncan G.
Published in Microelectronics and reliability (01.02.2016)
Published in Microelectronics and reliability (01.02.2016)
Get full text
Journal Article
Filter-Based Fading Channel Modeling
Alimohammad, Amirhossein, Fard, Saeed Fouladi, Cockburn, Bruce F.
Published in Modelling and Simulation in Engineering (01.01.2012)
Published in Modelling and Simulation in Engineering (01.01.2012)
Get full text
Journal Article
Low-Power Approximate Logarithmic Squaring Circuit Design for DSP Applications
Ansari, Mohammad Saeed, Cockburn, Bruce F., Han, Jie
Published in IEEE transactions on emerging topics in computing (01.01.2022)
Published in IEEE transactions on emerging topics in computing (01.01.2022)
Get full text
Journal Article
Variation-Resilient True Random Number Generators Based on Multiple STT-MTJs
Yuanzhuo Qu, Cockburn, Bruce F., Zhe Huang, Hao Cai, Yue Zhang, Weisheng Zhao, Jie Han
Published in IEEE transactions on nanotechnology (01.11.2018)
Published in IEEE transactions on nanotechnology (01.11.2018)
Get full text
Journal Article
Efficient architectures for 1-D and 2-D lifting-based wavelet transforms
Hongyu Liao, Mandal, M.Kr, Cockburn, B.F.
Published in IEEE transactions on signal processing (01.05.2004)
Published in IEEE transactions on signal processing (01.05.2004)
Get full text
Journal Article
An FPGA-Based Simulator for High Path Count Rayleigh and Rician Fading
Fard, S F, Alimohammad, A, Cockburn, B F
Published in IEEE transactions on vehicular technology (01.07.2010)
Published in IEEE transactions on vehicular technology (01.07.2010)
Get full text
Journal Article
Hardware Implementation of Nakagami and Weibull Variate Generators
Alimohammad, A., Fard, S. F., Cockburn, B. F.
Published in IEEE transactions on very large scale integration (VLSI) systems (01.07.2012)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.07.2012)
Get full text
Journal Article
Hardware Implementation of Rayleigh and Ricean Variate Generators
Alimohammad, A., Fard, S. F., Cockburn, B. F.
Published in IEEE transactions on very large scale integration (VLSI) systems (01.08.2011)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.08.2011)
Get full text
Journal Article
Design and Characterization of a Multilevel DRAM
Koob, J. C., Ung, S. A., Cockburn, B. F., Elliott, D. G.
Published in IEEE transactions on very large scale integration (VLSI) systems (01.09.2011)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.09.2011)
Get full text
Journal Article
Design and Test of a 175-Mb/s, Rate-1/2 (128,3,6) Low-Density Parity-Check Convolutional Code Encoder and Decoder
Swamy, R., Bates, S., Brandon, T.L., Cockburn, B.F., Elliott, D.G., Koob, J.C., Zhengang Chen
Published in IEEE journal of solid-state circuits (01.10.2007)
Published in IEEE journal of solid-state circuits (01.10.2007)
Get full text
Journal Article
Conference Proceeding