SEMICONDUCTOR-ON-INSULATOR (SOI) SEMICONDUCTOR STRUCTURES INCLUDING A HIGH-K DIELECTRIC LAYER AND METHODS OF MANUFACTURING THE SAME
Wu, Wei-Cheng, Wang, Henry, Chen, Hsien Jung, Chuang, Harry-Hak-Lay, Liu, Chien Hung, Lin, Hsin Fu, Yeh, Tsung-Hao, Huang, Kuo-Ching
Year of Publication 25.07.2024
Get full text
Year of Publication 25.07.2024
Patent
PACKAGE STRUCTURE AND METHOD FOR FABRICATING THE SAME
CHUANG, HARRY-HAK-LAY, WANG, CHING-HUANG, SHIH, MENGUN, CHIANG, TIEN-WEI, CHEN, CHIA-HSIANG
Year of Publication 13.10.2022
Get full text
Year of Publication 13.10.2022
Patent
Techniques for MRAM top electrode via connection
Huang, Sheng-Huang, Chen, Sheng-Chang, Chuang, Harry-Hak-Lay, Wang, Hung Cho
Year of Publication 11.10.2022
Get full text
Year of Publication 11.10.2022
Patent
ETCH STOP LAYER FOR MEMORY DEVICE FORMATION
Huang, Sheng-Huang, Min, Chung-Chiang, Chuang, Harry-Hak-Lay, Chen, Sheng-Chang, Wang, Hung Cho
Year of Publication 06.10.2022
Get full text
Year of Publication 06.10.2022
Patent
Memory Devices and Method of Fabricating Same
Tsai, Chia-Shiung, Wu, Chang-Ming, Chuang, Harry-Hak-Lay, Wu, Wei Cheng, Liu, Shih-Chang
Year of Publication 08.09.2022
Get full text
Year of Publication 08.09.2022
Patent
Techniques for MRAM top electrode via connection
Huang, Sheng-Huang, Chen, Sheng-Chang, Chuang, Harry-Hak-Lay, Wang, Hung Cho
Year of Publication 06.09.2022
Get full text
Year of Publication 06.09.2022
Patent
SEMICONDUCTOR DIE PACKAGES AND METHODS OF FORMATION
TU, Yung Chun, CHEN, Ping-tzu, CHUANG, Harry-HakLay, LIU, Chien Lin, WU, Wei-Cheng, HUANG, Chung-Jen, LIN, Shun-Kuan
Year of Publication 09.05.2024
Get full text
Year of Publication 09.05.2024
Patent
Semiconductor-on-insulator (SOI) semiconductor structures including a high-k dielectric layer and methods of manufacturing the same
Wu, Wei-Cheng, Wang, Henry, Chen, Hsien Jung, Chuang, Harry-Hak-Lay, Liu, Chien Hung, Huang, Kuo-Ching, Lin, Hsin Fu, Yeh, Tsung-Hao
Year of Publication 07.05.2024
Get full text
Year of Publication 07.05.2024
Patent
TESTING STRUCTURE FOR AN INTEGRATED CHIP HAVING A HIGH-VOLTAGE DEVICE
Chuang, Harry-Hak-Lay, Wu, Wei Cheng, Hung, Ya-Chi, Lin, Chia-Sheng, Huang, Chung-Jen, Huang, Wen-Tuo
Year of Publication 01.06.2023
Get full text
Year of Publication 01.06.2023
Patent
METHOD FOR MRAM TOP ELECTRODE CONNECTION
Huang, Sheng-Huang, Chuang, Harry-Hak-Lay, Chen, Sheng-Chang, Wang, Hung Cho
Year of Publication 07.07.2022
Get full text
Year of Publication 07.07.2022
Patent
Etch stop layer for memory device formation
Huang, Sheng-Huang, Min, Chung-Chiang, Chuang, Harry-Hak-Lay, Chen, Sheng-Chang, Wang, Hung Cho
Year of Publication 05.07.2022
Get full text
Year of Publication 05.07.2022
Patent
Package structure and method for fabricating the same
Shih, Meng-Chun, Chen, Chia-Hsiang, Wang, Ching-Huang, Chiang, Tien-Wei, Chuang, Harry-Hak-Lay
Year of Publication 05.07.2022
Get full text
Year of Publication 05.07.2022
Patent