METHODS OF FORMING BUFFER LAYER ARCHITECTURE ON SILICON AND STRUCTURES FORMED THEREBY
TOLCHINSKY PETER G, LOUBYCHEV DMITRI, CHOW LOREN A, FASTENAU JOEL M, LIU AMY W. K, HUDAIT MANTU K
Year of Publication 26.10.2010
Get full text
Year of Publication 26.10.2010
Patent
Stacking fault and twin blocking barrier for integrating III-V on Si
SHAHEEN MOHAMAD A, TOLCHINSKY PETER G, LOUBYCHEV DMITRI, CHOW LOREN A, FASTENAU JOEL M, LIU AMY W. K, HUDAIT MANTU K
Year of Publication 31.12.2013
Get full text
Year of Publication 31.12.2013
Patent
Methods of forming buffer layer architecture on silicon and structures formed thereby
LOREN A CHOW, DMITRI LOUBYCHEV, MANTU K HUDAIT, AMY W.K. LIU, PETER G TOLCHINSKY, JOEL M FASTENAU
Year of Publication 10.10.2012
Get full text
Year of Publication 10.10.2012
Patent
STACKING FAULT AND TWIN BLOCKING BARRIER FOR INTEGRATING III-V ON SI
SHAHEEN MOHAMAD A, LIU AMY W.K, TOLCHINSKY PETER G, LOUBYCHEV DMITRI, CHOW LOREN A, FASTENAU JOEL M, HUDAIT MANTU K
Year of Publication 07.06.2012
Get full text
Year of Publication 07.06.2012
Patent