Leakage-suppressed clock-gating circuit with zigzag super cut-OFF CMOS (ZSCCMOS) for leakage-dominant sub-70-nm and sub-1-V-VDD lsis
MIN, Kyeong-Sik, CHOI, Hun-Dae, CHOI, H.-Y, KAWAGUCHI, Hiroshi, SAKURAI, Takayasu
Published in IEEE transactions on very large scale integration (VLSI) systems (01.04.2006)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.04.2006)
Get full text
Journal Article