Showing
1 - 20
results of
47
for search '
"CHERABUDDI RAJASEKHAR"
'
Skip to content
Portal K.UTB
Čeština
Login
TBU Catalog
e-resources
E-THESES
All Fields
Title
Author
Subject
Find
Advanced Search
Search Results - "CHERABUDDI RAJASEKHAR"
Showing
1 - 20
results of
47
for search '
"CHERABUDDI RAJASEKHAR"
'
, query time: 0.76s
Refine Results
Sort
Relevance
Date Descending
Date Ascending
1
Loading…
Dynamically allocated cache memory for a multi-processor unit
by
Cherabuddi
,
Rajasekhar
Year of Publication
20.04.2004
Get full text
Patent
Save to List
Saved in:
2
Loading…
Dynamically allocated cache memory for a multi-processor unit
by
CHERABUDDI RAJASEKHAR
Year of Publication
20.04.2004
Get full text
Patent
Save to List
Saved in:
3
Loading…
Dynamically allocated cache memory for a multi-processor unit
by
CHERABUDDI RAJASEKHAR
Year of Publication
05.12.2002
Get full text
Patent
Save to List
Saved in:
4
Loading…
Dynamically allocated cache memory for a multi-processor unit
by
Cherabuddi
,
Rajasekhar
Year of Publication
05.12.2002
Get full text
Patent
Save to List
Saved in:
5
Loading…
SPEED CACHE HAVING SEPARATE ARBITRATION FOR SECOND-LEVEL TAG AND DATA CACHE RAMS
by
CHERABUDDI
,
RAJASEKHAR
Year of Publication
07.03.2002
Get full text
Patent
Save to List
Saved in:
6
Loading…
Speed cache having separate arbitration for second-level tag and data cache rams
by
RAJASEKHAR CHERABUDDI
Year of Publication
26.11.2001
Get full text
Patent
Save to List
Saved in:
7
Loading…
SPEED CACHE HAVING SEPARATE ARBITRATION FOR SECOND-LEVEL TAG AND DATA CACHE RAMS
by
CHERABUDDI
,
RAJASEKHAR
Year of Publication
22.11.2001
Get full text
Patent
Save to List
Saved in:
8
Loading…
Method for reducing number of register file ports in a wide instruction issue processor
by
CHERABUDDI RAJASEKHAR
Year of Publication
17.07.2001
Get full text
Patent
Save to List
Saved in:
9
Loading…
Superscalar processor for retiring multiple instructions in working register file by changing the status bits associated with each execution result to identify valid data
by
CHERABUDDI
;
RAJASEKHAR
Year of Publication
31.08.1999
Get full text
Patent
Save to List
Saved in:
10
Loading…
Apparatus and method to improve primary memory latencies using an eviction buffer to store write requests
by
CHERABUDDI
;
RAJASEKHAR
Year of Publication
12.01.1999
Get full text
Patent
Save to List
Saved in:
11
Loading…
Central processing unit and method for improving instruction cache miss latencies using an instruction buffer which conditionally stores additional addresses
by
CHERABUDDI
;
RAJASEKHAR
Year of Publication
10.11.1998
Get full text
Patent
Save to List
Saved in:
12
Loading…
Apparatus and method to efficiently abort and restart a primary memory access
by
CHERABUDDI
;
RAJASEKHAR
Year of Publication
27.10.1998
Get full text
Patent
Save to List
Saved in:
13
Loading…
Methods and systems for hardware acceleration of streamed database operations and queries based on multiple hardware accelerators
by
CHERABUDDI RAJASEKHAR
,
CHAMDANI JOSEPH IRAWAN
,
CORWIN MICHAEL PAUL
,
BRANSCOME JEREMY L
Year of Publication
22.09.2015
Get full text
Patent
Save to List
Saved in:
14
Loading…
Yield improvement through probe-based cache size reduction
by
CHERABUDDI RAJASEKHAR
,
KASINATHAN MEERA
Year of Publication
12.07.2005
Get full text
Patent
Save to List
Saved in:
15
Loading…
Yield improvement through probe-based cache size reduction
by
Cherabuddi
,
Rajasekhar
,
Kasinathan, Meera
Year of Publication
12.07.2005
Get full text
Patent
Save to List
Saved in:
16
Loading…
Methods and systems for hardware acceleration of database operations and queries based on multiple hardware accelerators
by
CHERABUDDI RAJASEKHAR
,
CHAMDANI JOSEPH IRAWAN
,
BRANSCOME JEREMY L
Year of Publication
18.06.2013
Get full text
Patent
Save to List
Saved in:
17
Loading…
METHODS AND SYSTEMS FOR HARDWARE ACCELERATION OF DATABASE OPERATIONS AND QUERIES BASED ON MULTIPLE HARDWARE ACCELERATORS
by
CHERABUDDI RAJASEKHAR
,
CHAMDANI JOSEPH IRAWAN
,
BRANSCOME JEREMY L
Year of Publication
01.03.2012
Get full text
Patent
Save to List
Saved in:
18
Loading…
Yield improvement through probe-based cache size reduction
by
CHERABUDDI RAJASEKHAR
,
KASINATHAN MEERA
Year of Publication
08.05.2003
Get full text
Patent
Save to List
Saved in:
19
Loading…
Yield improvement through probe-based cache size reduction
by
Cherabuddi
,
Rajasekhar
,
Kasinathan, Meera
Year of Publication
08.05.2003
Get full text
Patent
Save to List
Saved in:
20
Loading…
METHODS AND SYSTEMS FOR HARDWARE ACCELERATION OF STREAMED DATABASE OPERATIONS AND QUERIES BASED ON MULTIPLE HARDWARE ACCELERATORS
by
CHERABUDDI RAJASEKHAR
,
CHAMDANI JOSEPH IRAWAN
,
CORWIN MICHAEL PAUL
,
BRANSCOME JEREMY L
Year of Publication
23.02.2012
Get full text
Patent
Save to List
Saved in:
1
2
3
Next
[3]
RSS Feed
Email Search
Save Search
Search History
Back
Refine Results
Page will reload when a filter is selected or excluded.
Limit to articles from scholarly journals
Limit to articles with full text available
Limit to Open Access content
Exclude newspaper articles
Include articles at other libraries
Expand results using synonyms
Format
Patent
47 results
47
Subject Area
chemistry
38 results
38
medicine
38 results
38
physics
38 results
38
sciences
38 results
38
Topic
calculating
38 results
38
computing
38 results
38
counting
38 results
38
electric digital data processing
38 results
38
physics
38 results
38
electric communication technique
1 results
1
See more
Language
English
47 results
47
French
5 results
5
Chinese
1 results
1
German
1 results
1
Year of Publication
From:
To:
Database
esp@cenet
38 results
38
USPTO Issued Patents
7 results
7
USPTO Published Applications
2 results
2
