METHOD AND SYSTEM FOR DESIGNING 3D SEMICONDUCTOR PACKAGE
LEE, TAE HEON, HWANG, BO SUN, YUN, SUNG HEE, JEONG, JAE HOON, LEE, WON CHEOL, CHEON, YOUNG HOE
Year of Publication 28.07.2014
Get full text
Year of Publication 28.07.2014
Patent
SYSTEM FOR DESIGNING SEMICONDUCTOR PACKAGE USING COMPUTING SYSTEM AND METHOD FOR THE SAME, DEVICE FOR FABRICATING SEMICONDUCTOR PACKAGE COMPRISING THE SYSTEM, SEMICONDUCTOR PACKAGE DESIGNED BY THE METHOD
HWANG, BO SUN, JEONG, JAE HOON, LEE, WON CHEOL, HWANG, CHAN SEOK, CHEON, YOUNG HOE
Year of Publication 26.05.2014
Get full text
Year of Publication 26.05.2014
Patent
A variable reduction technique for the analysis of ultra large-scale power distribution networks
Jong-Eun Koo, Kyung-Ho Lee, Young-Hoe Cheon, Joon-Ho Choi, Moon-Hyun Yoo, Jeong-Taek Kong
Published in International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720) (2004)
Published in International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720) (2004)
Get full text
Conference Proceeding
System and method for designing semiconductor package using computing system, apparatus for fabricating semiconductor package including the system, and semiconductor package designed by the method
Jeong Jae-Hoon, Cheon Young-Hoe, Lee Won-Cheol, Hwang Bo-Sun, Hwang Chan-Seok
Year of Publication 11.10.2016
Get full text
Year of Publication 11.10.2016
Patent
SYSTEM AND METHOD FOR DESIGNING SEMICONDUCTOR PACKAGE USING COMPUTING SYSTEM, APPARATUS FOR FABRICATING SEMICONDUCTOR PACKAGE INCLUDING THE SYSTEM, AND SEMICONDUCTOR PACKAGE DESIGNED BY THE METHOD
HWANG BO-SUN, CHEON YOUNG-HOE, LEE WONOL, HWANG CHAN-SEOK, JEONG JAE-HOON
Year of Publication 15.05.2014
Get full text
Year of Publication 15.05.2014
Patent
Method and system for designing 3D semiconductor package
HWANG BO-SUN, YUN SUNG-HEE, LEE TAE-HEON, CHEON YOUNG-HOE, LEE WONOL, JEONG JAE-HOON
Year of Publication 07.10.2014
Get full text
Year of Publication 07.10.2014
Patent
METHOD AND SYSTEM FOR DESIGNING 3D SEMICONDUCTOR PACKAGE
HWANG BO-SUN, YUN SUNG-HEE, LEE TAE-HEON, CHEON YOUNG-HOE, LEE WONOL, JEONG JAE-HOON
Year of Publication 24.07.2014
Get full text
Year of Publication 24.07.2014
Patent
System and method for designing semiconductor package using computing system, apparatus for fabricating semiconductor package including the system, and semiconductor package designed by the method
JEONG, JAE-HOON, LEE, WONOL, HWANG, CHAN-SEOK, CHEON, YOUNG-HOE, HWANG, BO-SUN
Year of Publication 21.11.2017
Get full text
Year of Publication 21.11.2017
Patent
System and method for designing semiconductor package using computing system, apparatus for fabricating semiconductor package including the system, and semiconductor package designed by the method
JEONG, JAE-HOON, LEE, WONOL, HWANG, CHAN-SEOK, CHEON, YOUNG-HOE, HWANG, BO-SUN
Year of Publication 16.06.2014
Get full text
Year of Publication 16.06.2014
Patent