Intel® QuickPath Interconnect Architectural Features Supporting Scalable System Architectures
Ziakas, D, Baum, A, Maddox, R A, Safranek, R J
Published in 2010 18th IEEE Symposium on High Performance Interconnects (01.08.2010)
Published in 2010 18th IEEE Symposium on High Performance Interconnects (01.08.2010)
Get full text
Conference Proceeding
Accelerating ML Recommendation with over a Thousand RISC-V/Tensor Processors on Esperanto's ET-SoC-1 Chip
Ditzel, Dave, Espasa, Roger, Aymerich, Nivard, Baum, Allen, Berg, Tom, Burr, Jim, Hao, Eric, Iyer, Jayesh, Izquierdo, Miquel, Jayaratnam, Shankar, Jones, Darren, Klingner, Chris, Kim, Jin, Lee, Stephen, Lupon, Marc, Magklis, Grigorios, Maric, Bojan, Nath, Rajib, Neilly, Mike, Northcutt, Duane, Orner, Bill, Renau, Jose, Reves, Gerard, Reves, Xavier, Riordan, Tom, Sanchez, Pedro, Samudrala, Sri, Sole, Guillem, Tang, Raymond, Thorn, Tommy, Torres, Francisco, Tortella, Sebastia, Yau, Daniel
Published in 2021 IEEE Hot Chips 33 Symposium (HCS) (22.08.2021)
Published in 2021 IEEE Hot Chips 33 Symposium (HCS) (22.08.2021)
Get full text
Conference Proceeding
A low-cost, 300-MHz, RISC CPU with attached media processor
Santhanam, S., Baum, A.J., Bertucci, D., Braganza, M., Broch, K., Broch, T., Burnette, J., Chang, E., Kwong-Tak Chui, Dobberpuhl, D., Donahue, P., Grodstein, J., Insung Kim, Murray, D., Pearce, M., Silveria, A., Souydalay, D., Spink, A., Stepanian, R., Varadharajan, A., van Kaenel, V.R., Wen, R.
Published in IEEE journal of solid-state circuits (01.11.1998)
Published in IEEE journal of solid-state circuits (01.11.1998)
Get full text
Journal Article