Routability prediction for Field Programmable Gate Arrays with a routing hierarchy
Zhibin Dai, Banerji, D.K.
Published in 16th International Conference on VLSI Design, 2003. Proceedings (2003)
Published in 16th International Conference on VLSI Design, 2003. Proceedings (2003)
Get full text
Conference Proceeding
Clustering Hanan Points to Reduce Vlsi Interconnect Routing Times
Chowdhury, S., Grewal, G.W., Banerji, D.K.
Published in 2006 Canadian Conference on Electrical and Computer Engineering (01.05.2006)
Published in 2006 Canadian Conference on Electrical and Computer Engineering (01.05.2006)
Get full text
Conference Proceeding
Instruction-set matching and GA-based selection for embedded-processor code generation
Shu, J., Wilson, T.C., Banerji, D.K.
Published in Proceedings of 9th International Conference on VLSI Design (1996)
Published in Proceedings of 9th International Conference on VLSI Design (1996)
Get full text
Conference Proceeding
An Approach to Minimize Testability Overhead for BILBO based Built-In-Self-Test
Basu, A., Wilson, T.C., Banerji, D.K., Majithia, J.C.
Published in The Fifth International Conference on VLSI Design (1992)
Published in The Fifth International Conference on VLSI Design (1992)
Get full text
Conference Proceeding
A new test scheduling algorithm for VLSI systems
Garg, M., Basu, A., Wilson, T.C., Banerji, D.K., Majithia, J.C.
Published in [1991] Proceedings. Fourth CSI/IEEE International Symposium on VLSI Design (1991)
Published in [1991] Proceedings. Fourth CSI/IEEE International Symposium on VLSI Design (1991)
Get full text
Conference Proceeding
MinMux: a new approach for global minimization of multiplexers in interconnect synthesis
Wilson, T.C., Garg, M.K., Deadman, R., Halley, B., Banerji, D.K.
Published in [1993] Proceedings Third Great Lakes Symposium on VLSI-Design Automation of High Performance VLSI Systems (1993)
Published in [1993] Proceedings Third Great Lakes Symposium on VLSI-Design Automation of High Performance VLSI Systems (1993)
Get full text
Conference Proceeding
Global optimization of multipleiers and buses in interconnect synthesis
Wilson, T.C., Halley, B., Banerji, D.K., Garg, M.K., Deadman, R.
Published in Microelectronics (01.08.1993)
Published in Microelectronics (01.08.1993)
Get full text
Journal Article