Search Results - "Bae Dae-lok" :: K.UTB vyhledávací portál

The formation of Ti-polycide gate structure with high thermal stability using chemical-mechanical polishing (CMP) planarization technology

by Hyoung-Sub Kim, Dae-Hong Ko, Dae-Lok Bae, Fujihara, K., Ho-Kyu Kang
Published in IEEE electron device letters (01.02.1999)

Get full text

Journal Article

Loading…

Direct Copper Electroless Deposition on a Tungsten Barrier Layer for Ultralarge Scale Integration

by Kim, Young-Soon, Bae, Dae-Lok, Yang, Hoichang, Shin, Hyung-Shik, Wang, G W, Senkevich, J J, Lu, T-M
Published in Journal of the Electrochemical Society (01.01.2005)

Get full text

Journal Article

Loading…

Adhesion of Sputter-Deposited Ta to Porous-Methyl Silsesquioxane Pore Sealed with Molecular Caulk

by Bae, D.-L., Jezewski, C., Cale, T. S., Senkevich, J. J.
Published in Chemical vapor deposition (01.04.2005)

Get full text

Journal Article

Loading…

SEMICONDUCTOR DEVICE HAVING AN OPTICAL TRANSCEIVER

by KANG, PIL KYU, PARK, BYUNG LYUL, BAE, DAE LOK, CHOI, GIL HEYUN
Year of Publication 24.12.2012

Get full text

Patent

Loading…

BURIED TYPE OPTICAL INPUT/OUTPUT DEVICE AND METHOD OF MANUFACTURING THE SAME

by KANG, PIL KYU, PARK, BYUNG LYUL, BAE, DAE LOK, CHOI, GIL HEYUN
Year of Publication 24.12.2012

Get full text

Patent

Loading…

SUBSTRATE STRUCTURE HAVING A BURIED WIRING AND METHOD FOR MANUFACTURING THE SAME, AND SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME USING THE SUBSTRATE STRUCTURE

by KANG, PIL KYU, PARK, BYUNG LYUL, BAE, DAE LOK, CHOI, GIL HEYUN
Year of Publication 08.05.2012

Get full text

Patent

Loading…

METHOD FOR FABRICATING LIGHT GUIDE LAYER IN SEMICONDUCTOR SUBSTATE

by MOON, KWANG JIN, KANG, PIL KYU, PARK, BYUNG LYUL, BAE, DAE LOK, CHOI, GIL HEYUN
Year of Publication 17.04.2012

Get full text

Patent

Loading…

SUBSTRATE HAVE BURIED CONDUCTIVE LAYER AND FORMATION METHOD THEREOF, AND FABRICATING METHOD OF SEMICONDUCTOR DEVICE USING THE SAME

by LEE, DONG KAK, KANG, PIL KYU, PARK, BYUNG LYUL, CHOI, GIL HEYUN, BAE, DAE LOK
Year of Publication 08.03.2012

Get full text

Patent

Loading…

METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING A SOI LAYER IN A REQUIRED REGION OF BULK SILICON WAFER USING A LEG PROCESS

by KANG, PIL KYU, LEE, JONG MYEONG, BAE, DAE LOK, CHOI, GIL HEYUN
Year of Publication 17.10.2011

Get full text

Patent

Loading…

BURIED ELECTRIC WIRING LINE SUBSTRATE, METHOD OF FORMING THE SAME, SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME

by KANG, PIL KYU, LEE, JONG MYEONG, BAE, DAE LOK, CHOI, GIL HEYUN
Year of Publication 20.09.2011

Get full text

Patent

Loading…

OPTICAL INPUT/OUTPUT DEVICES OF PHOTO-ELECTRIC INTEGRATED CIRCUIT DEVICES AND METHODS OF FORMING THE SAME

by KANG, PIL KYU, LEE, JONG MYEONG, BAE, DAE LOK, CHOI, GIL HEYUN
Year of Publication 10.08.2011

Get full text

Patent

Loading…

SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THE SAME

by BANG, SUK CHUL, JUNG, DEOK YOUNG, MOON, KWANG JIN, KANG, PIL KYU, PARK, BYUNG LYUL, LIM, DONG CHAN, BAE, DAE LOK, CHOI, GIL HEYUN
Year of Publication 05.06.2012

Get full text

Patent

Loading…

PHOTO-ELECTRIC INTEGRATED CIRCUIT DEVICES AND METHODS OF FORMING THE SAME

by BANG, SUK CHUL, JUNG, DEOK YOUNG, MOON, KWANG JIN, KANG, PIL KYU, PARK, BYUNG LYUL, LIM, DONG CHAN, CHOI, GIL HEYUN, BAE, DAE LOK
Year of Publication 22.02.2012

Get full text

Patent