PROCESSOR LOGIC AND METHOD FOR DISPATCHING INSTRUCTIONS FROM MULTIPLE STRANDS
IYER JAYESH, BUTUZOV ALEXANDER V, BABAYAN BORIS A, KOSAREV NIKOLAY, SHISHLOV SERGEY Y, SIVTSOV ALEXEY
Year of Publication 30.09.2016
Get full text
Year of Publication 30.09.2016
Patent
PROCESSOR LOGIC AND METHOD FOR DISPATCHING INSTRUCTIONS FROM MULTIPLE STRANDS
SIVTSOV, Alexey, BABAYAN, Boris A, KOSAREV, Nikolay, SHISHLOV, Sergey Y, BUTUZOV, Alexander V, IYER, Jayesh
Year of Publication 01.02.2017
Get full text
Year of Publication 01.02.2017
Patent
PROCESSOR LOGIC AND METHOD FOR DISPATCHING INSTRUCTIONS FROM MULTIPLE STRANDS
Shishlov Sergey Y, Butuzov Alexander V, Babayan Boris A, Sivtsov Alexey, Kosarev Nikolay
Year of Publication 15.12.2016
Get full text
Year of Publication 15.12.2016
Patent
Select logic for the instruction scheduler of a multi strand out-of-order processor based on delayed reconstructed program order
Sivtsov Alexey Y, Shishlov Sergey Y, Butuzov Alexander V, Pentkovski Vladimir, Baida Yuriy V, Babayan Bob, Iyer Jayesh, Kosarev Nikolay
Year of Publication 25.04.2017
Get full text
Year of Publication 25.04.2017
Patent
Method and apparatus for scheduling instructions in a multi-strand out of order processor with instruction synchronization bits and scoreboard bits
Sivtsov Alexey Y, Shishlov Sergey Y, Butuzov Alexander V, Babayan Boris A, Kosarev Nikolay E, Pentkovski Vladimir M
Year of Publication 27.12.2016
Get full text
Year of Publication 27.12.2016
Patent
PROCESSOR LOGIC AND METHOD FOR DISPATCHING INSTRUCTIONS FROM MULTIPLE STRANDS
IYER, JAYESH, SIVTSOV, ALEXEY, BUTUZOV, ALEXANDER V, SHISHLOV, SERGEY Y, KOSAREV, NIKOLAY, BABAYAN, BORIS A
Year of Publication 01.10.2015
Get full text
Year of Publication 01.10.2015
Patent
SELECT LOGIC FOR THE INSTRUCTION SCHEDULER OF A MULTI STRAND OUT-OF-ORDER PROCESSOR BASED ON DELAYED RECONSTRUCTED PROGRAM ORDER
IYER JAYESH, SIVTSOV ALEXEY Y, PENTKOVSKI VLADIMIR, BAIDA YURIY V, BUTUZOV ALEXANDER V, BABAYAN BOB, KOSAREV NIKOLAY, SHISHLOV SERGEY Y
Year of Publication 22.10.2015
Get full text
Year of Publication 22.10.2015
Patent
INCREASING PROCESSOR INSTRUCTION WINDOW VIA SEPERATING INSTRUCTIONS ACCORDING TO CRITICALITY
MASLENNIKOV DMITRY M, GABOR RON, PODKORYTOV EVGENIY N, BUROV VALENTIN A, SCHERBININ SERGEY P, TITOV ALEXANDR, BUTUZOV ALEXANDER V, CHUDNOVETS ANDREY, SHISHLOV SERGEY Y, MOTIN DENIS G, SHIMKO OLEG, GARIFULLIN KAMIL
Year of Publication 08.06.2017
Get full text
Year of Publication 08.06.2017
Patent
INSTRUCTION SCHEDULING FOR A MULTI-STRAND OUT-OF-ORDER PROCESSOR
IYER JAYESH, SIVTSOV ALEXEY Y, PENTKOVSKI VLADIMIR, BUTUZOV ALEXANDER V, BABAYAN BORIS A, KOSAREV NIKOLAY, SHISHLOV SERGEY Y
Year of Publication 24.07.2014
Get full text
Year of Publication 24.07.2014
Patent
INSTRUCTION SCHEDULING FOR A MULTI-STRAND OUT-OF-ORDER PROCESSOR
PENTKOVSKI, VLADIMIR, IYER, JAYESH, SIVTSOV, ALEXEY Y, BUTUZOV, ALEXANDER V, SHISHLOV, SERGEY Y, KOSAREV, NIKOLAY, BABAYAN, BORIS A
Year of Publication 03.10.2013
Get full text
Year of Publication 03.10.2013
Patent
Processor logic and method for dispatching instructions from multiple strands
IYER JAYESH, BUTUZOV ALEXANDER V, BABAYAN BORIS A, KOSAREV NIKOLAY, SHISHLOV SERGEY Y, SIVTSOV ALEXEY
Year of Publication 12.10.2016
Get full text
Year of Publication 12.10.2016
Patent