Delay calibration circuit for delay lines
Pandita, Bupesh
Published in 2015 IEEE International Symposium on Circuits and Systems (ISCAS) (01.05.2015)
Published in 2015 IEEE International Symposium on Circuits and Systems (ISCAS) (01.05.2015)
Get full text
Conference Proceeding
A Low-Ripple Resistor-Less Hybrid Loop Filter based PLL in 3nm FinFET
Lu, Ping, Boecker, Charlie, Pandita, Bupesh, Chen, Minhan, Nayak, Sheethal
Published in 2022 IEEE International Symposium on Circuits and Systems (ISCAS) (28.05.2022)
Published in 2022 IEEE International Symposium on Circuits and Systems (ISCAS) (28.05.2022)
Get full text
Conference Proceeding
Oversampling A/D Converters With Reduced Sensitivity to DAC Nonlinearities
Pandita, B., Martin, K.W.
Published in IEEE transactions on circuits and systems. II, Express briefs (01.11.2009)
Published in IEEE transactions on circuits and systems. II, Express briefs (01.11.2009)
Get full text
Journal Article
Designing Complex ΔΣ Modulators with Signal-Transfer Functions having Good Stop-Band Attenuation
Pandita, Bupesh, Martin, K. W.
Published in 2007 IEEE International Symposium on Circuits and Systems (ISCAS) (01.05.2007)
Published in 2007 IEEE International Symposium on Circuits and Systems (ISCAS) (01.05.2007)
Get full text
Conference Proceeding