Low-power, low-latency time-to-digital-converter-based serial link
Hailu, Eskinder, Pandita, Bupesh, Jun, Yong Suk, Zhu, Zhi, Chen, Minhan, Goudarzi, Hadi, Boyette, Jon
Year of Publication 30.03.2021
Get full text
Year of Publication 30.03.2021
Patent
LOW-POWER, LOW-LATENCY TIME-TO-DIGITAL-CONVERTER-BASED SERIAL LINK
Hailu, Eskinder, Pandita, Bupesh, Jun, Yong Suk, Zhu, Zhi, Chen, Minhan, Goudarzi, Hadi, Boyette, Jon
Year of Publication 02.04.2020
Get full text
Year of Publication 02.04.2020
Patent
NEW FRACTIONAL PHASE LOCKED LOOP (PLL) ARCHITECTURE
PANDITA, Bupesh, HAILU, Eskinder, COHEN, Hanan, ARCUDIA, Kenneth Luis
Year of Publication 16.02.2017
Get full text
Year of Publication 16.02.2017
Patent