Search Results - "BOERSMA Maarten J" :: K.UTB vyhledávací portál

Loading…

VERIFICATION OF A VECTOR EXECUTION UNIT DESIGN

by BOERSMA MAARTEN J, KRAUTZ UDO, SCHMIDT ULRIKE
Year of Publication 15.05.2014

Get full text

Patent

Loading…

Fast normalization in a mixed precision floating-point unit

by KALTENBACH MARKUS, BOERSMA MAARTEN J, LANG DAVID, FUCHS THOMAS
Year of Publication 15.03.2016

Get full text

Patent

Loading…

REGISTER FILES FOR STORING DATA OPERATED ON BY INSTRUCTIONS OF MULTIPLE WIDTHS

by KALTENBACH MARKUS, BOERSMA MAARTEN J, LANG DAVID, LEENSTRA JENTJE
Year of Publication 10.03.2016

Get full text

Patent

Loading…

REGISTER FILES FOR STORING DATA OPERATED ON BY INSTRUCTIONS OF MULTIPLE WIDTHS

by KALTENBACH MARKUS, BOERSMA MAARTEN J, LANG DAVID, LEENSTRA JENTJE
Year of Publication 10.03.2016

Get full text

Patent

Loading…

Fast normalization in a mixed precision floating-point unit

by KALTENBACH MARKUS, BOERSMA MAARTEN J, LANG DAVID, FUCHS THOMAS
Year of Publication 08.03.2016

Get full text

Patent

Loading…

LOW-OVERHEAD, LOW-LATENCY OPERAND DEPENDENCY TRACKING FOR INSTRUCTIONS OPERATING ON REGISTER PAIRS IN A PROCESSOR CORE

by Terry, David R, Boersma, Maarten J, Feiste, Kurt A, Genden, Michael J, Kroener, Michael K, Chadha, Sundeep
Year of Publication 07.02.2019

Get full text

Patent

Loading…

LOW-OVERHEAD, LOW-LATENCY OPERAND DEPENDENCY TRACKING FOR INSTRUCTIONS OPERATING ON REGISTER PAIRS IN A PROCESSOR CORE

by Terry, David R, Boersma, Maarten J, Feiste, Kurt A, Genden, Michael J, Kroener, Michael K, Chadha, Sundeep
Year of Publication 07.02.2019

Get full text

Patent

Loading…

TECHNIQUES FOR IMPLEMENTING STORE INSTRUCTIONS IN A MULTI-SLICE PROCESSOR ARCHITECTURE

by BOERSMA MAARTEN J, MOLNAR JENNIFER L, NGUYEN DUNG Q, AYUB SALMA, CHADHA SUNDEEP, HRUSECKY DAVID A
Year of Publication 21.12.2017

Get full text

Patent

Loading…

Splitable and scalable normalizer for vector data

by Layer Christophe J, Boersma Maarten J, Mueller Silvia M, Kaltenbach Markus
Year of Publication 05.09.2017

Get full text

Patent

Loading…

PIPELINE DEPTH EXPLORATION IN A REGISTER TRANSFER LEVEL DESIGN DESCRIPTION OF AN ELECTRONIC CIRCUIT

by BOERSMA MAARTEN J, LANG DAVID, FUCHS THOMAS, SCHROEDER FRIEDRICH
Year of Publication 20.08.2015

Get full text

Patent

Loading…

FAST NORMALIZATION IN A MIXED PRECISION FLOATING-POINT UNIT

by KALTENBACH MARKUS, BOERSMA MAARTEN J, LANG DAVID, FUCHS THOMAS
Year of Publication 28.05.2015

Get full text

Patent

Loading…

FAST NORMALIZATION IN A MIXED PRECISION FLOATING-POINT UNIT

by KALTENBACH MARKUS, BOERSMA MAARTEN J, LANG DAVID, FUCHS THOMAS
Year of Publication 28.05.2015

Get full text

Patent

Loading…

ECC scrubbing method in a multi-slice microprocessor

by Byers, Marcy E, Nguyen, Dung Q, Terry, David R, Boersma, Maarten J, Leenstra, Jentje, Barrick, Brian D, Bishop, James W, Chadha, Sundeep
Year of Publication 05.03.2019

Get full text

Patent

Loading…

Out-of-order processor that avoids deadlock in processing queues by designating a most favored instruction

by Van Norstrand, Jr., Albert J, Ward, Kenneth L, Cordes, Robert A, Boersma, Maarten J, Thompto, Brian W, Hrusecky, David A, Molnar, Jennifer L
Year of Publication 01.01.2019

Get full text

Patent

Loading…

SPLITABLE AND SCALABLE NORMALIZER FOR VECTOR DATA

by Layer Christophe J, Boersma Maarten J, Mueller Silvia M, Kaltenbach Markus
Year of Publication 01.09.2016

Get full text

Patent

Loading…

Splitable and scalable normalizer for vector data

by KALTENBACH MARKUS, BOERSMA MAARTEN J, LAYER CHRISTOPHE J, MUELLER SILVIA M
Year of Publication 07.06.2016

Get full text

Patent

Loading…

Splitable and scalable normalizer for vector data

by KALTENBACH MARKUS, BOERSMA MAARTEN J, LAYER CHRISTOPHE J, MUELLER SILVIA M
Year of Publication 07.06.2016

Get full text

Patent

Loading…

OUT-OF-ORDER PROCESSOR THAT AVOIDS DEADLOCK IN PROCESSING QUEUES BY DESIGNATING A MOST FAVORED INSTRUCTION

by Ward, Kenneth L, Cordes, Robert A, Van Norstrand, JR., Albert J, Boersma, Maarten J, Thompto, Brian W, Hrusecky, David A, Molnar, Jennifer L
Year of Publication 03.05.2018

Get full text

Patent

Loading…

ECC SCRUBBING METHOD IN A MULTI-SLICE MICROPROCESSOR

by Boersma Maarten J, Leenstra Jentje, Bishop James W, Chadha Sundeep, Terry David R, Nguyen Dung Q, Barrick Brian D, Byers Marcy E
Year of Publication 05.04.2018

Get full text

Patent

Loading…

ACTIVE POWER DISSIPATION DETECTION BASED ON ERRONOUS CLOCK GATING EQUATIONS

by KALTENBACH MARKUS, BOERSMA MAARTEN J, ABERNATHY CHRISTOPHER M, SCHMIDT ULRIKE
Year of Publication 16.01.2014

Get full text

Patent

Refine Results

Format

Subject Area

Topic

Language

Year of Publication

Database