A 8.125-15.625 Gb/s SerDes using a sub-sampling ring-oscillator phase-locked loop
Vamvakos, Socrates D., Boecker, Charles, Groen, Eric, Wang, Alvin, Desai, Shaishav, Irwin, Scott, Rao, Vithal, Bottelli, Aldo, Jawji Chen, Xiaole Chen, Choudhary, Prashant, Kuo-Chiang Hsieh, Jennings, Paul, Haidang Lin, Dan Pechiu, Rao, Chethan, Yeung, Jason
Published in Proceedings of the IEEE 2014 Custom Integrated Circuits Conference (01.09.2014)
Published in Proceedings of the IEEE 2014 Custom Integrated Circuits Conference (01.09.2014)
Get full text
Conference Proceeding
PROCESSOR SYNCHRONIZATION SYSTEMS AND METHODS
AZAM, Asad, SUBHADRA, Maya, HATOLKAR, Piyush Abhay, BOECKER, Charles Walter
Year of Publication 27.06.2024
Get full text
Year of Publication 27.06.2024
Patent
PROCESSOR SYNCHRONIZATION SYSTEMS AND METHODS
AZAM, Asad, SUBHADRA, Maya, HATOLKAR, Piyush Abhay, BOECKER, Charles Walter
Year of Publication 20.06.2024
Get full text
Year of Publication 20.06.2024
Patent