Search Results - "BAKER DAVID CURETON" :: K.UTB vyhledávací portál

Computer architecture with disaggregated memory and high-bandwidth communication interconnects

by Novack, Ari, Melton, Benjamin Wiley, Baur, Mark, Baker, David Cureton, Shayesteh, Anahita, Cope, Bryan, Popps, Donovan
Year of Publication 15.10.2024

Get full text

Patent

Loading…

Computer architecture with disaggregated memory and high-bandwidth communication interconnects

by Novack, Ari, Melton, Benjamin Wiley, Baur, Mark, Baker, David Cureton, Shayesteh, Anahita, Cope, Bryan, Popps, Donovan
Year of Publication 24.09.2024

Get full text

Patent

Loading…

COMPUTER ARCHITECTURE WITH DISAGGREGATED MEMORY AND HIGH-BANDWIDTH COMMUNICATION INTERCONNECTS

by BAUR, Mark, COPE, Bryan, BAKER, David Cureton, POPPS, Donovan, NOVACK, Ari, SHAYESTEH, Anahita, MELTON, Benjamin Wiley
Year of Publication 07.03.2024

Get full text

Patent

Loading…

COMPUTER ARCHITECTURE WITH DISAGGREGATED MEMORY AND HIGH-BANDWIDTH COMMUNICATION INTERCONNECTS

by BAUR, Mark, COPE, Bryan, BAKER, David Cureton, POPPS, Donovan, NOVACK, Ari, SHAYESTEH, Anahita, MELTON, Benjamin Wiley
Year of Publication 07.03.2024

Get full text

Patent

Loading…

COMPUTER ARCHITECTURE WITH DISAGGREGATED MEMORY AND HIGH-BANDWIDTH COMMUNICATION INTERCONNECTS

by BAUR, Mark, COPE, Bryan, BAKER, David Cureton, POPPS, Donovan, NOVACK, Ari, SHAYESTEH, Anahita, MELTON, Benjamin Wiley
Year of Publication 07.03.2024

Get full text

Patent

Loading…

8x8 binary digital multiplier

by Franklin, Craig, Baker, David Cureton
Year of Publication 17.07.2018

Get full text

Patent

Loading…

8x8 BINARY DIGITAL MULTIPLIER

by Baker David Cureton, Franklin Craig
Year of Publication 08.06.2017

Get full text

Patent

Loading…

Method and apparatus for monitoring energy consumption

by Sheafor, Stephen James, Baker, David Cureton, Hanson, Scott
Year of Publication 03.03.2020

Get full text

Patent

Loading…

System and method of using a protected non-volatile memory

by BAKER DAVID CURETON
Year of Publication 28.01.2014

Get full text

Patent

Loading…

COMPUTER ARCHITECTURE WITH DISAGGREGATED MEMORY AND HIGH-BANDWIDTH COMMUNICATION INTERCONNECTS

by WANG, Lei, NAHMIAS, Mitchell A, BAEHR-JONES, Thomas W, HOCHBERG, Michael J, CHANG, Matthew, BAKER, David Cureton, WU, Wuchun, NAHAVANDI, Hamidreza, NOVACK, Ari, STRESHINSKY, Matthew, West, Brian
Year of Publication 07.03.2024

Get full text

Patent

Loading…

System and method of using a protected non-volatile memory

by DAVID CURETON BAKER
Year of Publication 17.11.2010

Get full text

Patent

Loading…

Integrated circuit with memory-less page table

by DAVID CURETON BAKER
Year of Publication 15.09.2010

Get full text

Patent

Loading…

Semiconductor device including a unique identifier and error correction code

by BAKER DAVID CURETON
Year of Publication 20.07.2010

Get full text

Patent

Loading…

Semiconductor device including a unique identifier and error correction code

by Baker, David Cureton
Year of Publication 20.07.2010

Get full text

Patent

Loading…

Integrated circuit with memory-less page table

by BAKER DAVID CURETON
Year of Publication 02.02.2010

Get full text

Patent

Loading…

Integrated circuit with memory-less page table

by Baker, David Cureton
Year of Publication 02.02.2010

Get full text

Patent

Loading…

SELF-TIMED PROCESSORS IMPLEMENTED WITH MULTI-RAIL NULL CONVENTION LOGIC AND UNATE GATES

by Cope, Bryan Garnett, Raghavan, Gopal, Havlicek, John Whitaker, Wijayasekara, Vidura Manu, Xu, Chao, Baker, David Cureton, Melton, Ben Wiley
Year of Publication 20.06.2019

Get full text

Patent

Loading…

Method and Apparatus for Monitoring Energy Consumption

by SHEAFOR STEPHEN JAMES, HANSON SCOTT, BAKER DAVID CURETON
Year of Publication 21.04.2016

Get full text

Patent

Loading…

Self-timed processors implemented with multi-rail null convention logic and unate gates

by Cope, Bryan Garnett, Raghavan, Gopal, Havlicek, John Whitaker, Wijayasekara, Vidura Manu, Xu, Chao, Baker, David Cureton, Melton, Ben Wiley
Year of Publication 12.02.2019

Get full text

Patent

Loading…

SELF-TIMED PROCESSORS IMPLEMENTED WITH MULTI-RAIL NULL CONVENTION LOGIC AND UNATE GATES

by Cope, Bryan Garnett, Raghavan, Gopal, Havlicek, John Whitaker, Wijayasekara, Vidura Manu, Xu, Chao, Baker, David Cureton, Melton, Ben Wiley
Year of Publication 11.10.2018

Get full text

Patent

Refine Results

Format

Subject Area

Topic

Language

Year of Publication

Database