PROCESSOR LOGIC AND METHOD FOR DISPATCHING INSTRUCTIONS FROM MULTIPLE STRANDS
IYER JAYESH, BUTUZOV ALEXANDER V, BABAYAN BORIS A, KOSAREV NIKOLAY, SHISHLOV SERGEY Y, SIVTSOV ALEXEY
Year of Publication 30.09.2016
Get full text
Year of Publication 30.09.2016
Patent
INSTRUCTION AND LOGIC FOR SORTING AND RETIRING STORES
EFIMOV ANDREY, BUROVENKO IGOR, LECHENKO ANTON, KLUCHNIKOV ANDREY, BABAYAN BORIS A, SHISHLOV SERGEY Y, GARIFULLIN KAMIL
Year of Publication 28.09.2016
Get full text
Year of Publication 28.09.2016
Patent
INSTRUCTION AND LOGIC FOR MEMORY ACCESS IN A CLUSTERED WIDE-EXECUTION MACHINE
IYER JAYESH, EFIMOV ANDREY, LECHENKO ANTON W, BABAYAN BORIS A, SHISHLOV SERGEY Y
Year of Publication 28.06.2016
Get full text
Year of Publication 28.06.2016
Patent
Hardware apparatuses and methods to control access to a multiple bank data cache
Kluchnikov, Andrey, Shishlov, Sergey Y, Iyer, Jayesh, Babayan, Boris A
Year of Publication 09.10.2018
Get full text
Year of Publication 09.10.2018
Patent
Instructions for manipulating a multi-bit predicate register for predicating instruction sequences
Grochowski, Edward T, Rozhkov, Sergey A, Lee, Victor W, Babayan, Boris A
Year of Publication 03.03.2020
Get full text
Year of Publication 03.03.2020
Patent
Instruction and logic for sorting and retiring stores
Efimov, Andrey, Kluchnikov, Andrey, Shishlov, Sergey Y, Burovenko, Igor, Garifullin, Kamil, Lechanka, Anton, Babayan, Boris A
Year of Publication 24.12.2019
Get full text
Year of Publication 24.12.2019
Patent
INSTRUCTION AND LOGIC FOR SORTING AND RETIRING STORES
BUROVENKO, Igor, LECHENKO, Anton, BABAYAN, Boris A, GARIFULLIN, Kamil, SHISHLOV, Sergey Y, EFIMOV, Andrey, KLUCHNIKOV, Andrey
Year of Publication 14.08.2019
Get full text
Year of Publication 14.08.2019
Patent
Method and apparatus to create register windows for parallel iterations to achieve high performance in HW-SW codesigned loop accelerator
Ostanevich, Alexander Y, Ermolovich, Alexander V, Rozhkov, Sergey A, Scherbinin, Sergey P, Motin, Denis G, Maslennikov, Dmitry M, Chudnovets, Andrey, Iyer, Jayesh, Babayan, Boris A
Year of Publication 26.03.2019
Get full text
Year of Publication 26.03.2019
Patent
Method to do control speculation on loads in a high performance strand-based loop accelerator
Ostanevich, Alexander Y, Ermolovich, Alexander V, Rozhkov, Sergey A, Scherbinin, Sergey P, Motin, Denis G, Maslennikov, Dmitry M, Chudnovets, Andrey, Iyer, Jayesh, Babayan, Boris A
Year of Publication 26.03.2019
Get full text
Year of Publication 26.03.2019
Patent
Apparatus and methods to support counted loop exits in a multi-strand loop processor
Ostanevich, Alexander Y, Ermolovich, Alexander V, Rozhkov, Sergey A, Scherbinin, Sergey P, Motin, Denis G, Chudnovets, Andrey, Iyer, Jayesh, Maslennikov, Dmitry, Babayan, Boris A
Year of Publication 26.03.2019
Get full text
Year of Publication 26.03.2019
Patent
HARDWARE-ASSISTED SOFTWARE VERIFICATION AND SECURE EXECUTION
OSTANEVICH, Alexander Y, BABAYAN, Boris A, MUTTIK, Igor, ROZHKOV, Sergey A, ERMOLOVICH, Alexander V
Year of Publication 30.03.2017
Get full text
Year of Publication 30.03.2017
Patent
HARDWARE-ASSISTED SOFTWARE VERIFICATION AND SECURE EXECUTION
Muttik Igor, Ermolovich Alexander V, Babayan Boris A, Ostanevich Alexander Y, Rozhkov Sergey A
Year of Publication 30.03.2017
Get full text
Year of Publication 30.03.2017
Patent
Method and apparatus to efficiently handle allocation of memory ordering buffers in a multi-strand out-of-order loop processor
Ostanevich, Alexander Y, Ermolovich, Alexander V, Rozhkov, Sergey A, Scherbinin, Sergey P, Motin, Denis G, Maslennikov, Dmitry M, Chudnovets, Andrey, Iyer, Jayesh, Babayan, Boris A
Year of Publication 19.03.2019
Get full text
Year of Publication 19.03.2019
Patent