Real-Time Reconfigurable Subthreshold CMOS Perceptron
Aunet, S., Oelmann, B., Norseng, P.A., Berg, Y.
Published in IEEE transactions on neural networks (01.04.2008)
Published in IEEE transactions on neural networks (01.04.2008)
Get full text
Journal Article
Serial Addition: Locally Connected Architectures
Beiu, V., Aunet, S., Nyathi, J., Rydberg, R.R., Ibrahim, W.
Published in IEEE transactions on circuits and systems. I, Regular papers (01.11.2007)
Published in IEEE transactions on circuits and systems. I, Regular papers (01.11.2007)
Get full text
Journal Article
Basic multiple-valued functions using recharge CMOS logic
Berg, Y., Aunet, S., Noess, O., Mirmotahari, O.
Published in Proceedings. 34th International Symposium on Multiple-Valued Logic (2004)
Published in Proceedings. 34th International Symposium on Multiple-Valued Logic (2004)
Get full text
Conference Proceeding
Ultra low power fault tolerant neural inspired CMOS logic
Aunet, S., Beiu, V.
Published in Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005 (2005)
Published in Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005 (2005)
Get full text
Conference Proceeding
Reconfigurable subthreshold CMOS perceptron
Aunet, S., Oelmann, B., Abdalla, S., Berg, Y.
Published in 2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541) (2004)
Published in 2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541) (2004)
Get full text
Conference Proceeding
Low-voltage pseudo floating-gate reconfigurable linear threshold elements
Nass, O., Aunet, S., Berg, Y.
Published in Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005 (2005)
Published in Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005 (2005)
Get full text
Conference Proceeding
Ultra Low-Power Neural Inspired Addition: When Serial Might Outperform Parallel Architectures
Beiu, Valeriu, Djupdal, Asbjørn, Aunet, Snorre
Published in Computational Intelligence and Bioinspired Systems (2005)
Published in Computational Intelligence and Bioinspired Systems (2005)
Get full text
Book Chapter
Conference Proceeding
Multifunction subthreshold gate used for a low power full adder
Aunet, S., Oelmann, B., Lande, T.S., Berg, Y.
Published in Proceedings Norchip Conference, 2004 (2004)
Published in Proceedings Norchip Conference, 2004 (2004)
Get full text
Conference Proceeding
A novel floating-gate multiple-valued signal to binary signal converter
Berg, Y., Naess, O., Aunet, S., Hovin, M.
Published in 9th International Conference on Electronics, Circuits and Systems (2002)
Published in 9th International Conference on Electronics, Circuits and Systems (2002)
Get full text
Conference Proceeding
Novel reconfigurable two-MOSFET UV-programmable floating-gate circuits for CARRY, NAND, NOR or INVERT functions
Aunet, S., Berg, Y., Naess, O., Saether, T.
Published in ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483) (2001)
Published in ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483) (2001)
Get full text
Conference Proceeding
A novel low-voltage floating-gate CMOS transconductance amplifier with sinh (tanh) shaped output current
Berg, Y., Aunet, S., Naess, O., Hovin, M.
Published in ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483) (2001)
Published in ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483) (2001)
Get full text
Conference Proceeding
A method for simulation of floating-gate UV-programmable circuits with application to three new 2-MOSFET digital circuits
Aunet, S., Berg, Y., Ytterdal, T., Naess, O., Saether, T.
Published in ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483) (2001)
Published in ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483) (2001)
Get full text
Conference Proceeding
Optimal body biasing for maximizing circuit performance in 65nm CMOS technology
Moradi, F., Tuan Vu Cao, Wisland, D. T., Aunet, S., Mahmoodi, H.
Published in 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS) (01.08.2011)
Published in 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS) (01.08.2011)
Get full text
Conference Proceeding
Improving Yield and Defect Tolerance in Multifunction Subthreshold CMOS Gates
Granhaug, K., Aunet, S.
Published in 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (01.10.2006)
Published in 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (01.10.2006)
Get full text
Conference Proceeding
Ultra low power full adder topologies
Moradi, F., Wisland, D.T., Mahmoodi, H., Aunet, S., Cao, T.V., Peiravi, A.
Published in 2009 IEEE International Symposium on Circuits and Systems (ISCAS) (01.05.2009)
Published in 2009 IEEE International Symposium on Circuits and Systems (ISCAS) (01.05.2009)
Get full text
Conference Proceeding
Using Kolmogorov Inspired Gates for Low Power Nanoelectronics
Beiu, Valeriu, Zawadski, Artur, Andonie, Răzvan, Aunet, Snorre
Published in Computational Intelligence and Bioinspired Systems (2005)
Published in Computational Intelligence and Bioinspired Systems (2005)
Get full text
Book Chapter
Conference Proceeding