Vyzkoušejte nový nástroj s podporou AI
Summon Research Assistant
BETA
Loading…
tSS-BO: Scalable Bayesian Optimization for Analog Circuit Sizing via Truncated Subspace Sampling
Gu, Tianchen, Wang, Jiaqi, Bi, Zhaori, Yan, Changhao, Yang, Fan, Qin, Yajie, Cui, Tao, Zeng, Xuan
Published in Proceedings - Design, Automation, and Test in Europe Conference and Exhibition (25.03.2024)
Published in Proceedings - Design, Automation, and Test in Europe Conference and Exhibition (25.03.2024)
Get full text
Conference Proceeding