Search Results - "Alvarez-Heredia, Boris Sira" :: K.UTB vyhledávací portál | TBU Library Retrieval Portal

Data processing apparatus and method for reducing issue circuitry responsibility by using a predetermined pipeline stage to schedule a next operation in a sequence of operations defined by a complex instruction

Data processing apparatus and method for reducing issue circuitry responsibility by using a predetermined pipeline stage to schedule a next operation in a sequence of operations defined by a complex instruction

by AIRAUD CEDRIC DENIS ROBERT, ORION LUC, ALVAREZ-HEREDIA BORIS SIRA
Year of Publication 19.07.2011

Get full text

Patent

Data processing apparatus and method for reducing issue circuitry responsibility by using a predetermined pipeline stage to schedule a next operation in a sequence of operations defined by a complex instruction

Data processing apparatus and method for reducing issue circuitry responsibility by using a predetermined pipeline stage to schedule a next operation in a sequence of operations defined by a complex instruction

by Orion, Luc, Airaud, Cédric Denis Robert, Alvarez-Heredia, Boris Sira
Year of Publication 19.07.2011

Get full text

Patent

Data processing apparatus and method for executing complex instructions

Data processing apparatus and method for executing complex instructions

by AIRAUD CEDRIC DENIS ROBERT, ORION LUC, ALVAREZ-HEREDIA BORIS SIRA
Year of Publication 18.12.2008

Get full text

Patent