Process of manufacturing semiconductor device with a metallic silicide layer of low resistance
HORIUCHI TADAHIKO, ANTO KOICHI, NISHIMOTO AKIZO, MATSUHARA YOSHIHISA, ISHIKAMI TAKASHI
Year of Publication 01.02.1998
Get full text
Year of Publication 01.02.1998
Patent