DOUBLE POLYSILICON PROCESS FOR PROVIDING SINGLE CHIP HIGH PERFORMANCE LOGIC AND COMPACT EMBEDDED MEMORY STRUCTURE AND RESULTING CHIP STRUCTURE
DIVAKARUNI RAMACHANDRA, SINITSKY DENNIS, AGNELLO PAUL D, CHEN BOMY A, CROWDER SCOTT W, IYER SURBRAMANIAN S
Year of Publication 12.07.2001
Get full text
Year of Publication 12.07.2001
Patent
DOUBLE GATE TRENCH TRANSISTOR
DIVAKARUNI RAMA, JONES ERIN C, BALLANTINE ARNE W, ADKISSON JAMES W, AGNELLO PAUL D, RANKIN JED H
Year of Publication 18.05.2002
Get full text
Year of Publication 18.05.2002
Patent
2 METHOD OF FABRICATING SEMICONDUCTOR SIDE WALL FIN
NOWAK EDWARD J, DIVAKARUNI RAMA, JONES ERIN C, BALLANTINE ARNE W, ADKISSON JAMES W, AGNELLO PAUL D, RANKIN JED H
Year of Publication 01.05.2002
Get full text
Year of Publication 01.05.2002
Patent
Optimization of silicon technology for the IBM System z9: IBM System z9
POINDEXTER, D. J, STIFFLER, S. R, EDELSTEIN, D. C, KHARE, M, BRONNER, G. B, NAM, H.-J, BUTT, S. A, WU, P. T, AGNELLO, P. D, IVERS, T, NARASIMHA, S, FAURE, T. B, RANKIN, J. H, GROSCH, D. A, KNOX, M. D
Published in IBM journal of research and development (2007)
Published in IBM journal of research and development (2007)
Get full text
Journal Article
Relaxed low-defect SGOI for strained SI CMOS applications
DENNARD ROBERT H, FOGEL KEITH E, AGNELLO PAUL D, BEDELL STEPHEN W, DOMENICUCCI ANTHONY G, SADANA DEVENDRA K
Year of Publication 24.07.2012
Get full text
Year of Publication 24.07.2012
Patent
Relaxed low-defect SGOI for strained SI CMOS applications
Agnello, Paul D, Bedell, Stephen W, Dennard, Robert H, Domenicucci, Anthony G, Fogel, Keith E, Sadana, Devendra K
Year of Publication 24.07.2012
Get full text
Year of Publication 24.07.2012
Patent