SCAN SYNCHRONOUS-WRITE-THROUGH TESTING ARCHITECTURES FOR A MEMORY DEVICE
HUANG CHIA EN, LIN KAO CHENG, WU CHING WEI, YANG HAO I, CHANDRA UPPU SHARATH, CHANG JONATHAN TSUNG YUNG, CHANG MING HUNG, ADHAM SAMAN M. I, MIKAN JR. DONALD G, KATOCH ATUL, TSAI MING CHIEN
Year of Publication 09.01.2019
Get full text
Year of Publication 09.01.2019
Patent
Scan architecture for interconnect testing in 3D integrated circuits
Adham, Saman M. I, Gershoig, Marat, Goel, Sandeep Kumar, Lee, Yun-Han
Year of Publication 13.02.2024
Get full text
Year of Publication 13.02.2024
Patent
Scan-based BIST fault diagnosis
Yuejian Wu, Adham, S.M.I.
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.02.1999)
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.02.1999)
Get full text
Journal Article
Scan architecture for interconnect testing in 3D integrated circuits
Adham, Saman M. I, Gershoig, Marat, Goel, Sandeep Kumar, Lee, Yun-Han
Year of Publication 10.01.2023
Get full text
Year of Publication 10.01.2023
Patent
Scan synchronous-write-through testing architectures for a memory device
Katoch, Atul, Tsai, Ming-Chien, Huang, Chia-En, Adham, Saman M. I, Yang, Hao-I, Lin, Kao-Cheng, Chandra, Uppu Sharath, Mikan, Jr., Donald G, Chang, Ming-Hung, Chang, Tsung-Yung, Wu, Ching-Wei
Year of Publication 22.08.2023
Get full text
Year of Publication 22.08.2023
Patent