SEAT-LA: a soft error analysis tool for combinational logic
Rajaraman, R., Kim, J.S., Vijaykrishnan, N., Xie, Y., Irwin, M.J.
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Get full text
Conference Proceeding
A hybrid SoC interconnect with dynamic TDMA-based transaction-less buses and on-chip networks
Richardson, T.D., Nicopoulos, C., Park, D., Narayanan, V., Yuan Xie, Das, C., Degalahal, V.
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Get full text
Conference Proceeding
Novel BCD adders and their reversible logic implementation for IEEE 754r format
Thapliyal, H., Kotiyal, S., Srinivas, M.B.
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Get full text
Conference Proceeding
All-printed RFID tags: materials, devices, and circuit implications
Subramanian, V., Chang, P.C., Huang, D., Lee, J.B., Molesa, S.E., Redinger, D.R., Volkman, S.K.
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Get full text
Conference Proceeding
Ultra folded high-speed architectures for Reed Solomon decoders
Seth, K., Viswajith, K.N., Srinivasan, S., Kamakoti, V.
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Get full text
Conference Proceeding
Modeling and reduction of gate leakage during behavioral synthesis of nanoCMOS circuits
Mohanty, S.P., Kougianos, E.
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Get full text
Conference Proceeding
Double-gate SOI devices for low-power and high-performance applications
Roy, K., Mahmoodi, H., Mukhopadhyay, S., Ananthan, H., Bansal, A., Cakici, T.
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Get full text
Conference Proceeding
Performance and energy benefits of instruction set extensions in an FPGA soft core
Biswas, P., Banerjee, S., Dutt, N., Ienne, P., Pozzi, L.
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Get full text
Conference Proceeding
Zero steady state current power-on-reset circuit with brown-out detector
Wadhwa, S.K., Siddhartha, G.K., Gaurav, A.
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Get full text
Conference Proceeding
A high-performance VLSI architecture for advanced encryption standard (AES) algorithm
Kosaraju, N.M., Varanasi, M., Mohanty, S.P.
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Get full text
Conference Proceeding
A statistical method for fast and accurate capacitance extraction in the presence of floating dummy fills
Batterywala, S., Ananthakrishna, R., Yansheng Luo, Gyure, A.
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Get full text
Conference Proceeding
Gate delay modeling with multiple input switching for static (statistical) timing analysis
Sridharan, J., Chen, T.
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Get full text
Conference Proceeding
High speed robust current sense amplifier for nanoscale memories: a winner take all approach
Sundaram, S., Elakkumanan, P., Sridhar, R.
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Published in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) (2006)
Get full text
Conference Proceeding