Constrained pseudorandom test pattern for in-system logic built-in self-test
Kuenzer, Jens, Cook Lobo, Alejandro Alberto, Kiss, Daniel, Gentner, Thomas
Year of Publication 18.08.2020
Get full text
Year of Publication 18.08.2020
Patent
Layout effect characterization for integrated circuits
Torreiter, Otto A, Kuenzer, Jens, Eckert, Martin, Gentner, Thomas, Strach, Thomas, Mueller, Antje
Year of Publication 30.10.2018
Get full text
Year of Publication 30.10.2018
Patent
LAYOUT EFFECT CHARACTERIZATION FOR INTEGRATED CIRCUITS
Torreiter, Otto A, Kuenzer, Jens, Eckert, Martin, Gentner, Thomas, Strach, Thomas, Mueller, Antje
Year of Publication 19.04.2018
Get full text
Year of Publication 19.04.2018
Patent
Layout effect characterization for integrated circuits
Gentner Thomas, Kuenzer Jens, Mueller Antje, Torreiter Otto A, Eckert Martin, Strach Thomas
Year of Publication 27.02.2018
Get full text
Year of Publication 27.02.2018
Patent
Layout effect characterization for integrated circuits
Gentner Thomas, Kuenzer Jens, Mueller Antje, Torreiter Otto A, Eckert Martin, Strach Thomas
Year of Publication 22.08.2017
Get full text
Year of Publication 22.08.2017
Patent
Providing accurate time-based counters for scaling operating frequencies of microprocessors
HILGENDORF ROLF, LICHTENAU CEDRIC, RECKTENWALD MARTIN, SCHMID ANDREAS, PFLUEGER THOMAS, KUENZER JENS
Year of Publication 12.01.2010
Get full text
Year of Publication 12.01.2010
Patent
Providing accurate time-based counters for scaling operating frequencies of microprocessors
HILGENDORF ROLF, LICHTENAU CEDRIC, RECKTENWALD MARTIN, SCHMID ANDREAS, PFLUEGER THOMAS, KUENZER JENS
Year of Publication 13.10.2009
Get full text
Year of Publication 13.10.2009
Patent