Showing
1 - 20
results of
30
for search '
"JOSHI, RAJEEV, D"
'
Skip to content
Portal K.UTB
Čeština
Login
TBU Catalog
e-resources
E-THESES
All Fields
Title
Author
Subject
Find
Advanced Search
Page will reload when a filter is removed.
Reset Filters
Applied Filters:
Topic:
Remove Filter
semiconductor devices
Page will reload when a filter is removed.
Reset Filters
Show filters (1)
Topic:
Remove Filter
semiconductor devices
Search Results - "JOSHI, RAJEEV, D"
Showing
1 - 20
results of
30
for search '
"JOSHI, RAJEEV, D"
'
, query time: 1.06s
Refine Results
Sort
Relevance
Date Descending
Date Ascending
1
Loading…
Semiconductor package with integrated passive electrical component
by
Massolini, Roberto Giampiero
,
Joshi
,
Rajeev D
,
Mullenix, Joyce Marie
Year of Publication
22.02.2022
Get full text
Patent
Save to List
Saved in:
2
Loading…
Semiconductor package with integrated passive electrical component
by
Massolini, Roberto Giampiero
,
Joshi
,
Rajeev D
,
Mullenix, Joyce Marie
Year of Publication
14.07.2020
Get full text
Patent
Save to List
Saved in:
3
Loading…
Semiconductor systems having dual leadframes
by
Joshi
,
Rajeev D
,
Pham, Ken
,
Nguyen, Hau
,
Poddar, Anindya
Year of Publication
25.02.2020
Get full text
Patent
Save to List
Saved in:
4
Loading…
Semiconductor Systems Having Premolded Dual Leadframes
by
Joshi
,
Rajeev D
,
Pham, Ken
,
Nguyen, Hau
,
Poddar, Anindya
Year of Publication
01.08.2019
Get full text
Patent
Save to List
Saved in:
5
Loading…
Semiconductor systems having premolded dual leadframes
by
Joshi
,
Rajeev D
,
Pham, Ken
,
Nguyen, Hau
,
Poddar, Anindya
Year of Publication
04.06.2019
Get full text
Patent
Save to List
Saved in:
6
Loading…
SEMICONDUCTOR PACKAGE WITH INTEGRATED PASSIVE ELECTRICAL COMPONENT
by
JOSHI
,
Rajeev D
,
MULLENIX, Joyce Marie
,
MASSOLINI, Roberto Giampiero
Year of Publication
23.05.2019
Get full text
Patent
Save to List
Saved in:
7
Loading…
SEMICONDUCTOR SYSTEMS HAVING PREMOLDED DUAL LEADFRAMES
by
JOSHI
,
Rajeev
,
D
,
NGUYEN, Hau
,
PODDAR, Anindya
,
PHAM, Ken
Year of Publication
11.05.2017
Get full text
Patent
Save to List
Saved in:
8
Loading…
Semiconductor Systems Having Premolded Dual Leadframes
by
Pham Ken
,
Nguyen Hau
,
Poddar Anindya
,
Joshi Rajeev D
Year of Publication
04.05.2017
Get full text
Patent
Save to List
Saved in:
9
Loading…
INTEGRATED TRANSISTOR MODULE AND METHOD OF FABRICATING SAME
by
JOSHI
,
RAJEEV
,
D
,
TANGPUZ, CONSUELO, N
,
NOQUIL, JONATHAN, A
Year of Publication
30.06.2014
Get full text
Patent
Save to List
Saved in:
10
Loading…
SEMICONDUCTOR PACKAGE WITH INTEGRATED PASSIVE ELECTRICAL COMPONENT
by
MASSOLINI ROBERTO GIAMPIERO
,
JOSHI RAJEEV D
,
MULLENIX JOYCE MARIE
Year of Publication
28.05.2019
Get full text
Patent
Save to List
Saved in:
11
Loading…
SEMICONDUCTOR SYSTEMS HAVING PREMOLDED DUAL LEADFRAMES
by
JOSHI RAJEEV D
,
NGUYEN HAU
,
PHAM KEN
,
PODDAR ANINDYA
Year of Publication
31.07.2018
Get full text
Patent
Save to List
Saved in:
12
Loading…
Thermal enhanced upper and dual heat sink exposed molded leadless package and method
by
JOSHI RAJEEV D
,
WU CHUNG-LIN
Year of Publication
02.10.2012
Get full text
Patent
Save to List
Saved in:
13
Loading…
Thermal enhanced upper and dual heat sink exposed molded leadless package
by
JOSHI RAJEEV D
,
WU CHUNG-LIN
Year of Publication
28.06.2011
Get full text
Patent
Save to List
Saved in:
14
Loading…
THERMAL ENHANCED UPPER AND DUAL HEAT SINK EXPOSED MOLDED LEADLESS PACKAGE
by
JOSHI RAJEEV D
,
WU CHUNG-LIN
Year of Publication
26.05.2011
Get full text
Patent
Save to List
Saved in:
15
Loading…
Integrated transistor module and method of fabricating same
by
JOSHI RAJEEV D
,
NOQUIL JONATHAN A
,
TANGPUZ CONSUELO N
Year of Publication
30.11.2010
Get full text
Patent
Save to List
Saved in:
16
Loading…
INTEGRATED TRANSISTOR MODULE AND METHOD OF FABRICATING SAME
by
JOSHI RAJEEV D
,
NOQUIL JONATHAN A
,
TANGPUZ CONSUELO N
Year of Publication
07.05.2009
Get full text
Patent
Save to List
Saved in:
17
Loading…
THERMAL ENHANCED UPPER AND DUAL HEAT SINK EXPOSED MOLDED LEADLESS PACKAGE
by
JOSHI RAJEEV D
,
WU CHUNG-LIN
Year of Publication
19.03.2009
Get full text
Patent
Save to List
Saved in:
18
Loading…
Integrated transistor module and method of fabricating same
by
JOSHI RAJEEV D
,
NOQUIL JONATHAN A
,
TANGPUZ CONSUELO N
Year of Publication
10.03.2009
Get full text
Patent
Save to List
Saved in:
19
Loading…
Thermal enhanced upper and dual heat sink exposed molded leadless package
by
JOSHI RAJEEV D
,
WU CHUNG-LIN
Year of Publication
23.12.2008
Get full text
Patent
Save to List
Saved in:
20
Loading…
Integrated transistor module and method of fabricating same
by
JOSHI RAJEEV D
.,NOQUIL JONATHAN A.,TANGPUZ CONSUELO N
Year of Publication
08.08.2007
Get full text
Patent
Save to List
Saved in:
1
2
Next
[2]
RSS Feed
Email Search
Save Search
Search History
Back
Refine Results
Page will reload when a filter is selected or excluded.
Limit to articles from scholarly journals
Limit to articles with full text available
Limit to Open Access content
Exclude newspaper articles
Include articles at other libraries
Expand results using synonyms
Format
Patent
30 results
30
Subject Area
chemistry
30 results
30
medicine
30 results
30
sciences
30 results
30
Topic
basic electric elements
30 results
30
electric solid state devices not otherwise provided for
30 results
30
electricity
30 results
30
semiconductor devices
control or regulation thereof
10 results
10
conversion of dc or ac input power into surge outputpower
10 results
10
See more
Language
English
29 results
29
Chinese
4 results
4
French
3 results
3
German
1 results
1
Year of Publication
From:
To:
Database
esp@cenet
30 results
30
