METHOD OF MAKING STRAINED SEMICONDUCTOR CMOS TRANSISTORS HAVING LATTICE-MISMATCHED REGIONS
STEEGEN, AN, L, GLUSCHENKOV, OLEG G, CHIDAMBARRAO, DURESETI, CHEN, HUAJIE, YANG, HAINING, S
Year of Publication 30.03.2011
Get full text
Year of Publication 30.03.2011
Patent
VERFAHREN FÜR METALL-ERSETZUNGS-GATE EINES HIGH- PERFORMANCE-BAUELEMENTS
KU, VICTOR, LI, YING, CABRAL CYRIL, JR, STEEGEN, AN, JAMISON, PAUL, NARAYANAN, VIJAY, WONG, KWONG
Year of Publication 15.08.2009
Get full text
Year of Publication 15.08.2009
Patent
METHOD FOR METAL REPLACEMENT GATE OF HIGH PERFORMANCE DEVICE
KU, VICTOR, STEEGEN, AN, L, LI, YING, CABRAL CYRIL, JR, WONG, KWONG, HON, JAMISON, PAUL, NARAYANAN, VIJAY
Year of Publication 05.08.2009
Get full text
Year of Publication 05.08.2009
Patent
METHOD OF MAKING STRAINED SEMICONDUCTOR CMOS TRANSISTORS HAVING LATTICE-MISMATCHED REGIONS
STEEGEN, AN, L, GLUSCHENKOV, OLEG G, CHIDAMBARRAO, DURESETI, CHEN, HUAJIE, YANG, HAINING, S
Year of Publication 10.05.2006
Get full text
Year of Publication 10.05.2006
Patent
STRUCTURE AND METHOD FOR METAL REPLACEMENT GATE OF HIGH PERFORMANCE DEVICE
KU, VICTOR, STEEGEN, AN, L, LI, YING, CABRAL CYRIL, JR, WONG, KWONG, HON, JAMISON, PAUL, NARAYANAN, VIJAY
Year of Publication 05.11.2008
Get full text
Year of Publication 05.11.2008
Patent
METHOD FOR METAL REPLACEMENT GATE OF HIGH PERFORMANCE DEVICE
KU, VICTOR, STEEGEN, AN, L, LI, YING, CABRAL CYRIL, JR, WONG, KWONG, HON, JAMISON, PAUL, NARAYANAN, VIJAY
Year of Publication 14.06.2006
Get full text
Year of Publication 14.06.2006
Patent
METHODS FOR CMOS SILICIDE METAL GATE INTEGRATION
BOYD, DIANE, C, KU, VICTOR, MOCUTA, ANDA, C, LEE, WOO-HYEONG, LI, YING, STEEGEN, AN, L, CABRAL, CYRIL, JR, AMOS, RICKY, S, KAPLAN, RICHARD, D, NARAYANAN, VIJAY, SURENDRA, MAHESWAREN, KEDZIERSKI, JAKUB, T
Year of Publication 29.11.2006
Get full text
Year of Publication 29.11.2006
Patent