Efficient modular operations using the adapted modular number system
Didier, Laurent-Stéphane, Dosso, Fangan-Yssouf, Véron, Pascal
Published in Journal of cryptographic engineering (01.06.2020)
Published in Journal of cryptographic engineering (01.06.2020)
Get full text
Journal Article
Hardware Division by Small Integer Constants
Ugurdag, H. Fatih, de Dinechin, Florent, Gener, Y. Serhan, Goren, Sezer, Didier, Laurent-Stephane
Published in IEEE transactions on computers (01.12.2017)
Published in IEEE transactions on computers (01.12.2017)
Get full text
Journal Article
Two hardware implementations for modular multiplication in the AMNS: Sequential and semi-parallel
Chaouch, Asma, Didier, Laurent-Stéphane, Dosso, Fangan Yssouf, El Mrabet, Nadia, Bouallegue, Belgacem, Ouni, Bouraoui
Published in Journal of information security and applications (01.05.2021)
Published in Journal of information security and applications (01.05.2021)
Get full text
Journal Article
Randomization of Arithmetic Over Polynomial Modular Number System
Didier, Laurent-Stephane, Dosso, Fangan-Yssouf, El Mrabet, Nadia, Marrez, Jeremy, Veron, Pascal
Published in 2019 IEEE 26th Symposium on Computer Arithmetic (ARITH) (01.06.2019)
Published in 2019 IEEE 26th Symposium on Computer Arithmetic (ARITH) (01.06.2019)
Get full text
Conference Proceeding
A Generalization of a Fast RNS Conversion for a New 4-Modulus Base
Didier, L.-S., Rivaille, P.-Y.
Published in IEEE transactions on circuits and systems. II, Express briefs (01.01.2009)
Published in IEEE transactions on circuits and systems. II, Express briefs (01.01.2009)
Get full text
Journal Article
A software comparison of RNS and PMNS
Didier, Laurent-Stephane, Robert, Jean-Marc, Dosso, Fangan Yssouf, El Mrabet, Nadia
Published in 2022 IEEE 29th Symposium on Computer Arithmetic (ARITH) (01.09.2022)
Published in 2022 IEEE 29th Symposium on Computer Arithmetic (ARITH) (01.09.2022)
Get full text
Conference Proceeding
An RNS Montgomery modular multiplication algorithm
Get full text
Journal Article
Conference Proceeding
Fast modulo 2n−1 and 2n;1 adder using carry-chain on FPGA
Didier, Laurent-Stephane, Jaulmes, Luc
Published in 2013 Asilomar Conference on Signals, Systems and Computers (01.11.2013)
Published in 2013 Asilomar Conference on Signals, Systems and Computers (01.11.2013)
Get full text
Conference Proceeding
Modular multiplication and base extensions in residue number systems
Bajard, J.-C., Didier, L.-S., Kornerup, P.
Published in Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001 (2001)
Published in Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001 (2001)
Get full text
Conference Proceeding
Sum-of-products evaluation schemes with fixed-point arithmetic, and their application to IIR filter implementation
Lopez, Benoit, Hilaire, Thibault, Didier, Laurent-Stephane
Published in Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing (01.10.2012)
Get full text
Published in Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing (01.10.2012)
Conference Proceeding
New Euclidean division algorithm for residue number systems
Bajard, Jean-Claude, Didier, Laurent-Stephane, Muller, Jean-Michel
Published in Journal of VLSI signal processing (01.07.1998)
Published in Journal of VLSI signal processing (01.07.1998)
Get full text
Journal Article