Search Results - "MAIR HUGH THOMAS" :: K.UTB vyhledávací portál

Loading…

Frequency locked loops and related circuits and methods

by Nayak, Ashish Kumar, Mair, Hugh Thomas
Year of Publication 16.08.2022

Get full text

Patent

Loading…

CIRCUIT AND METHOD TO MEASURE SIMULATION TO SILICON TIMING CORRELATION

by MAIR, Hugh Thomas, NAYAK, Ashish Kumar, VARMA, Anshul, RAJAGOPALAN, Anand
Year of Publication 14.03.2024

Get full text

Patent

Loading…

CIRCUIT AND METHOD TO MEASURE SIMULATION TO SILICON TIMING CORRELATION

by MAIR, Hugh Thomas, NAYAK, Ashish Kumar, VARMA, Anshul, RAJAGOPALAN, Anand
Year of Publication 07.03.2024

Get full text

Patent

Loading…

Circuit and method to measure simulation to silicon timing correlation

by Varma, Anshul, Nayak, Ashish Kumar, Rajagopalan, Anand, Mair, Hugh Thomas
Year of Publication 05.12.2023

Get full text

Patent

Loading…

FREQUENCY LOCKED LOOPS AND RELATED CIRCUITS AND METHODS

by MAIR, Hugh Thomas, NAYAK, Ashish Kumar
Year of Publication 23.03.2022

Get full text

Patent

Loading…

FREQUENCY LOCKED LOOPS AND RELATED CIRCUITS AND METHODS

by Nayak, Ashish Kumar, Mair, Hugh Thomas
Year of Publication 17.03.2022

Get full text

Patent

Loading…

CIRCUIT AND METHOD TO MEASURE SIMULATION TO SILICON TIMING CORRELATION

by Varma, Anshul, Nayak, Ashish Kumar, Rajagopalan, Anand, Mair, Hugh Thomas
Year of Publication 02.06.2022

Get full text

Patent

Loading…

Conductive via structures for routing porosity and low via resistance, and processes of making

by MAIR HUGH THOMAS
Year of Publication 29.12.2015

Get full text

Patent

Loading…

Clock circuit and method for providing clock for CPU

by NAYAK ASHISHKUMAR, MAIR HUGH THOMAS
Year of Publication 01.04.2022

Get full text

Patent

Loading…

Method and apparatus of dual threshold clock control

by Yong, Lee-Kee, Lagerquist, Rolf, Mair, Hugh Thomas
Year of Publication 04.08.2020

Get full text

Patent

Loading…

CONDUCTIVE VIA STRUCTURES FOR ROUTING POROSITY AND LOW VIA RESISTANCE, AND PROCESSES OF MAKING

by MAIR HUGH THOMAS
Year of Publication 30.10.2014

Get full text

Patent

Loading…

Conductive via structures for routing porosity and low via resistance, and processes of making

by MAIR HUGH THOMAS
Year of Publication 28.10.2014

Get full text

Patent

Loading…

Clock circuit and methof for clocking a cpu

by MAIR, HUGH THOMAS, NAYAK, ASHISH KUMAR
Year of Publication 01.12.2022

Get full text

Patent

Loading…

Clock circuit and method for clocking a CPU

by MAIR, HUGH THOMAS, NAYAK, ASHISH KUMAR
Year of Publication 01.04.2022

Get full text

Patent

Loading…

HDMI driver tail current transistors with current mirror controlled leads

by MAIR HUGH THOMAS
Year of Publication 19.02.2013

Get full text

Patent

Loading…

Integrated circuit

by MAIR, HUGH THOMAS, NAYAK, ASHISH KUMAR, VARMA, ANSHUL, RAJAGOPALAN, ANAND
Year of Publication 11.06.2023

Get full text

Patent

Loading…

CONDUCTIVE VIA STRUCTURES FOR ROUTING POROSITY AND LOW VIA RESISTANCE, AND PROCESSES OF MAKING

by MAIR HUGH THOMAS
Year of Publication 15.12.2011

Get full text

Patent

Loading…

Standard cell circuitries

by Huang, Shao-Hua, Lin, Wen-Yi, Dia, Kin-Hooi, Mair, Hugh Thomas
Year of Publication 23.07.2019

Get full text

Patent

Loading…

Integrated circuit

by MAIR, HUGH THOMAS, NAYAK, ASHISH KUMAR, VARMA, ANSHUL, RAJAGOPALAN, ANAND
Year of Publication 16.06.2022

Get full text

Patent

Loading…

Integrated circuit

by NAYAK ASHISHKUMAR, MAIR HUGH THOMAS, RAJAGOPALAN ANAND, VARMA, ANSHUL
Year of Publication 03.06.2022

Get full text

Patent

Refine Results

Format

Subject Area

Topic

Language

Year of Publication

Database