METHOD AND GATE RUCTURE FOR THRESHOLD VOLTAGE MODULATION IN TRANSISTORS
JANG, SE AUG, KIM, HYUNG CHUL, LEE, SEUNG MI, JI, YUN HYUCK, JOO, MOON SIG
Year of Publication 13.05.2015
Get full text
Year of Publication 13.05.2015
Patent
3D-NONVOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME
CHOI, WON JOON, WHANG, SUNG JIN, KIM, BEOM YONG, JOO, MOON SIG, CHANG, KYOUNG EUN
Year of Publication 21.12.2010
Get full text
Year of Publication 21.12.2010
Patent
NON-VILATILE MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME
KIM, HEON DO, CHOI, WON JOON, PARK, JONG KYUNG, CHO, BYUNG JIN, HONG, KWON, JOO, MOON SIG
Year of Publication 18.08.2011
Get full text
Year of Publication 18.08.2011
Patent
VERTICAL CHANNEL TYPE NON-VOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME
CHOI, WON JOON, WHANG, SUNG JIN, KIM, YONG SOO, CHO, HEUNG JAE, JOO, MOON SIG
Year of Publication 15.03.2010
Get full text
Year of Publication 15.03.2010
Patent
3D-NONVOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME
LEE, KI HONG, CHOI, WON JOON, LEE, YOUNG WOOK, KIM, BEOM YONG, CHO, JUN YEOL, JOO, MOON SIG
Year of Publication 15.03.2011
Get full text
Year of Publication 15.03.2011
Patent
THE METHOD FOR MANUFACTURING NON-VOLATILE MEMORY DEVICE HAVING CHARGE TRAP LAYER
CHOI, WON JOON, WHANG, SUNG JIN, KIM, YONG SOO, CHO, HEUNG JAE, JOO, MOON SIG
Year of Publication 09.09.2009
Get full text
Year of Publication 09.09.2009
Patent
METHOD FOR FABRICAING SEMICONDUCTOR DEVICE
CHOI, WON JOON, WHANG, SUNG JIN, KIM, BEOM YONG, KIM, YONG SOO, CHO, HEUNG JAE, JOO, MOON SIG
Year of Publication 08.07.2010
Get full text
Year of Publication 08.07.2010
Patent