Three-dimensional silicon integration
Knickerbocker, J U, Andry, P S, Dang, B, Horton, R R, Interrante, M J, Patel, C S, Polastre, R J, Sakuma, K, Sirdeshmukh, R, Sprogis, E J, Sri-Jayantha, S M, Stephens, A M, Topol, A W, Tsang, C K, Webb, B C, Wright, S L
Published in IBM journal of research and development (01.11.2008)
Published in IBM journal of research and development (01.11.2008)
Get full text
Journal Article
3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections
Sakuma, K, Andry, P S, Tsang, C K, Wright, S L, Dang, B, Patel, C S, Webb, B C, Maria, J, Sprogis, E J, Kang, S K, Polastre, R J, Horton, R R, Knickerbocker, J U
Published in IBM journal of research and development (01.11.2008)
Published in IBM journal of research and development (01.11.2008)
Get full text
Journal Article
Wafer-level 3D integration technology
Koester, S. J., Young, A. M., Yu, R. R., Purushothaman, S., Chen, K.-N., La Tulipe, D. C., Rana, N., Shi, L., Wordeman, M. R., Sprogis, E. J.
Published in IBM journal of research and development (01.11.2008)
Published in IBM journal of research and development (01.11.2008)
Get full text
Journal Article
Fabrication and characterization of robust through-silicon vias for silicon-carrier applications
Andry, P S, Tsang, C K, Webb, B C, Sprogis, E J, Wright, S L, Dang, B, Manzer, D G
Published in IBM journal of research and development (01.11.2008)
Published in IBM journal of research and development (01.11.2008)
Get full text
Journal Article
Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection
Knickerbocker, J. U., Andry, P. S., Buchwalter, L. P., Deutsch, A., Horton, R. R., Jenkins, K. A., Kwark, Y. H., McVicker, G., Patel, C. S., Polastre, R. J., Schuster, C. D., Sharma, A., Sri-Jayantha, S. M., Surovic, C. W., Tsang, C. K., Webb, B. C., Wright, S. L., McKnight, S. R., Sprogis, E. J., Dang, B.
Published in IBM journal of research and development (01.07.2005)
Published in IBM journal of research and development (01.07.2005)
Get full text
Journal Article
3D chip stacking with C4 technology
Dang, B, Wright, S L, Andry, P S, Sprogis, E J, Tsang, C K, Interrante, M J, Webb, B C, Polastre, R J, Horton, R R, Patel, C S, Sharma, A, Zheng, J, Sakuma, K, Knickerbocker, J U
Published in IBM journal of research and development (01.11.2008)
Published in IBM journal of research and development (01.11.2008)
Get full text
Journal Article
Integrated circuit and design structure having reduced through silicon via-induced stress
Kinsman Brian L, Sprogis Edmund J, Rassel Robert M, Vanslette Daniel S, Goplen Brent A, Bonn Jeffrey P
Year of Publication 02.08.2016
Get full text
Year of Publication 02.08.2016
Patent
Processor voltage regulation
KIM SEONGWON, SPROGIS EDMUND J, JAMES NORMAN K, RIPLEY JOHN R, FRIEDRICH JOSHUA D, WEN HUAJUN
Year of Publication 19.08.2014
Get full text
Year of Publication 19.08.2014
Patent
COIL INDUCTOR FOR ON-CHIP OR ON-CHIP STACK
SHAPIRO MICHAEL J, CARPENTER GARY D, DRAKE ALAN J, GORDIN RACHEL, SPROGIS EDMUND J
Year of Publication 09.05.2013
Get full text
Year of Publication 09.05.2013
Patent
PROCESSOR VOLTAGE REGULATION
KIM SEONGWON, SPROGIS EDMUND J, JAMES NORMAN K, RIPLEY JOHN R, FRIEDRICH JOSHUA D, WEN HUAJUN
Year of Publication 30.06.2011
Get full text
Year of Publication 30.06.2011
Patent
INTEGRATED CIRCUIT AND DESIGN STRUCTURE HAVING REDUCED THROUGH SILICON VIA-INDUCED STRESS
BONN JEFFREY P, GOPLEN BRENT A, VANSLETTE DANIEL S, KINSMAN BRIAN L, RASSEL ROBERT M, SPROGIS EDMUND J
Year of Publication 19.07.2012
Get full text
Year of Publication 19.07.2012
Patent
Arranging through silicon vias in IC layout
STAMPER ANTHONY K, MILES GLEN L, DEAN, JR. DONALD R, SPROGIS EDMUND J, LINDGREN PETER J
Year of Publication 13.03.2012
Get full text
Year of Publication 13.03.2012
Patent
ARRANGING THROUGH SILICON VIAS IN IC LAYOUT
STAMPER ANTHONY K, MILES GLEN L, DEAN, JR. DONALD R, SPROGIS EDMUND J, LINDGREN PETER J
Year of Publication 10.03.2011
Get full text
Year of Publication 10.03.2011
Patent
PHYSICALLY HIGHLY SECURE MULTI-CHIP ASSEMBLY
KNICKERBOCKER JOHN U, CONDORELLI VINCENZO, SPROGIS EDMUND J, GOTZE KEVIN C, HADZIC NIHAD, FEGER CLAUDIUS
Year of Publication 25.09.2008
Get full text
Year of Publication 25.09.2008
Patent
Durchgehende Silizium Verbindung mit lithographischer Ausrichtung und Registrierung
LINDGREN, PETER J, STAMPER, ANTHONY K, SPROGIS, EDMUND J, HERRIN, RUSSELL T
Year of Publication 28.05.2015
Get full text
Year of Publication 28.05.2015
Patent