Search Results - "Zingg, René P" :: K.UTB vyhledávací portál

Loading…

METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE

by ZINGG, RENE, P
Year of Publication 31.03.2010

Get full text

Patent

Loading…

LATERAL SOI FIELD-EFFECT TRANSISTOR AND METHOD OF MAKING THE SAME

by ZINGG, RENE, P
Year of Publication 29.07.2004

Get full text

Patent

Loading…

LATERAL SOI FIELD-EFFECT TRANSISTOR

by ZINGG, RENE, P
Year of Publication 23.10.2003

Get full text

Patent

Loading…

Lateral soi field-effect transistor and method of making the same

by RENE P. ZINGG
Year of Publication 12.05.2003

Get full text

Patent

Loading…

Lateral soi field-effect transistor

by RENE P. ZINGG
Year of Publication 12.05.2003

Get full text

Patent

Loading…

THIN FILM LATERAL SOI POWER DEVICE

by ZINGG, RENE, P
Year of Publication 08.05.2003

Get full text

Patent

Loading…

THIN FILM LATERAL SOI DEVICE

by ZINGG, RENE, P
Year of Publication 08.05.2003

Get full text

Patent

Loading…

Method of manufacturing a semiconductor device

by ZINGG RENE P
Year of Publication 23.04.2002

Get full text

Patent

Loading…

METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE

by ZINGG, RENE, P
Year of Publication 26.01.2000

Get full text

Patent

Loading…

METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE WITH LINEARLY DOPING PROFILE

by ZINGG, RENE, P
Year of Publication 04.11.1999

Get full text

Patent

Loading…

METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE

by ZINGG, RENE, P
Year of Publication 12.08.1999

Get full text

Patent

Loading…

METHOD OF PROVIDING A GETTERING SCHEME IN THE MANUFACTURE OF SILICON-ON-INSULATOR (SOI) INTEGRATED CIRCUITS

by LETAVIC, THEODORE, J, ZINGG, RENE, P
Year of Publication 09.08.2006

Get full text

Patent

Loading…

Testing for correct undercutting of an electrode during an etching step

by GOPALAN ZINGG SUDHA, ZINGG RENE P, DOORNVELD HERMAN E, MARTENS THEODORUS H. G
Year of Publication 22.11.2011

Get full text

Patent

Loading…

TESTING FOR CORRECT UNDERCUTTING OF AN ELECTRODE DURING AN ETCHING STEP

by GOPALAN ZINGG SUDHA, MARTENS THEODORUS H.G, ZINGG RENE P, DOORNVELD HERMAN E
Year of Publication 29.07.2010

Get full text

Patent

Loading…

TESTING FOR CORRECT UNDERCUTTING OF AN ELECTRODE DURING AN ETCHING STEP

by DOORNVELD, HERMAN, E, MARTENS, THEODORUS, H., G, GOPALAN ZINGG, SUDHA, ZINGG, RENE, P
Year of Publication 06.05.2009

Get full text

Patent

Loading…

TESTING FOR CORRECT UNDERCUTTING OF AN ELECTRODE DURING AN ETCHING STEP

by DOORNVELD, HERMAN, E, MARTENS, THEODORUS, H., G, GOPALAN ZINGG, SUDHA, ZINGG, RENE, P
Year of Publication 17.07.2008

Get full text

Patent

Loading…

Method of providing a gettering scheme in the manufacture of silicon-on-insulator (SOI) integrated circuits

by LETAVIC; THEODORE J, ZINGG; RENE P
Year of Publication 25.07.2000

Get full text

Patent

Loading…

TESTING FOR CORRECT UNDERCUTTING OF AN ELECTRODE DURING AN ETCHING STEP

by DOORNVELD, HERMAN, E, MARTENS, THEODORUS, H., G, GOPALAN ZINGG, SUDHA, ZINGG, RENE, P
Year of Publication 21.02.2008

Get full text

Patent

Loading…

LATERAL ISOLATED GATE BIPOLAR TRANSISTOR DEVICE

by VAN ZWOL, JOHANNES, EMMERIK, ARNOLDUS, J., M, ZINGG, RENE, P
Year of Publication 04.08.2004

Get full text

Patent

Loading…

METHOD OF PROVIDING A GETTERING SCHEME IN THE MANUFACTURE OF SILICON-ON-INSULATOR (SOI) INTEGRATED CIRCUITS

by LETAVIC, THEODORE, J, ZINGG, RENE, P
Year of Publication 22.12.1999

Get full text

Patent

Refine Results

Format

Subject Area

Topic

Language

Year of Publication

Database